HOME
UP
  PREV
NEXT (Protocol and Interface)
Part II CST SoC D/M Slide Pack 1 (RTL)
Verilog RTL: Modules, Protocols and Interfaces
Protocol and Interface
Transactional Handshaking
Transactional Handshaking in RTL (Synchronous Example)
RTL: Register Transfer Language
RTL Summary View of Variant Forms.
Structural Verilog
Structure Flattening
2a/3: Continuous Assignment.
2b/3: Pure RTL : unordered synchronous register transfers.
3/3: Behavioural RTL
Elementary Examples
Simulation And Synthesis.
Synthesisable RTL
Synthesis Example
Verilog RTL Synthesis Algorithm: 3-Step Recipe
Behavioural - `Non-Synthesisable' RTL
Further Synthesis Issues
Conventional RTL Compared with Software
RTL Conclusion
Logic Synthesis from Guarded Atomic Actions (Bluespec)
Simulation
Event Driven Simulation
Inertial and Transport Delay
Modelling Zero-Delay Components - The Delta Cycle
Compute/Commit Cycle With Delta Cycles
Hazards
Example: Sequential Long Multiplication
Multiplier Answer
Hazards From Array Memories
Overcoming Structural Hazards using Holding Registers
Folding, Retiming & Recoding
Critical Path Timing Delay
Back Annotation and Timing Closure
FIFOs