............................................................................. Frequently used acronyms (fromhttp://www.deepchip.com/items/0423-14.html): PSL: Property Specification Language OVL: Open Verification Library (Verilog modules) OVA: Open Vera Language SVA: System Verilog Assertions SVL: System Verilog assertion Library (SVA version of OVL) .............................................................................