Technical reports
CHERI: A RISC capability machine for practical memory safety
July 2014, 112 pages
This technical report is based on a dissertation submitted March 2014 by the author for the degree of Doctor of Philosophy to the University of Cambridge, Clare Hall.
DOI: 10.48456/tr-858
Abstract
This work presents CHERI, a practical extension of the 64-bit MIPS instruction set to support capabilities for fine-grained memory protection.
Traditional paged memory protection has proved inadequate in the face of escalating security threats and proposed solutions include fine-grained protection tables (Mondrian Memory Protection) and hardware fat-pointer protection (Hardbound). These have emphasised transparent protection for C executables but have lacked flexibility and practicality. Intel’s recent memory protection extensions (iMPX) attempt to adopt some of these ideas and are flexible and optional but lack the strict correctness of these proposals.
Capability addressing has been the classical solution to efficient and strong memory protection but it has been thought to be incompatible with common instruction sets and also with modern program structure which uses a flat memory space with global pointers.
CHERI is a fusion of capabilities with a paged flat memory producing a program-managed fat pointer capability model. This protection mechanism scales from application sandboxing to efficient byte-level memory safety with per-pointer permissions. I present an extension to the 64-bit MIPS architecture on FPGA that runs standard FreeBSD and supports self-segmenting applications in user space.
Unlike other recent proposals, the CHERI implementation is open-source and of sufficient quality to support software development as well as community extension of this work. I compare with published memory safety mechanisms and demonstrate competitive performance while providing assurance and greater flexibility with simpler hardware requirements.
Full text
PDF (1.1 MB)
BibTeX record
@TechReport{UCAM-CL-TR-858,
author = {Woodruff, Jonathan D.},
title = {{CHERI: A RISC capability machine for practical memory
safety}},
year = 2014,
month = jul,
url = {https://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-858.pdf},
institution = {University of Cambridge, Computer Laboratory},
doi = {10.48456/tr-858},
number = {UCAM-CL-TR-858}
}