Course pages 2016–17
System on Chip Design and Modelling
This year we shall concentrate on modelling software accelerators that are generated by High-Level Synthesis (HLS) and peforming high-level modelling of the composite system consisting of conventional CPU cores and custom accelerators.
Information is HERE
Last year’s course materials are still available.