HOME       UP       PREV       FURTHER NOTES       NEXT (Static and Dynamic Scheduling)  

More-advanced behavioural specification:

Many RTL synthesisers support an implied program counter (state machine inference):

         reg [2:0] yout;
               @(posedge clk) yout = 1;
               @(posedge clk) yout = 4; 
               @(posedge clk) yout = 3;

Some conditional event control may be possible, for instance, the second assignment could be changed to :

               if (din) @(posedge clk) yout = 4; 

13: (C) 2008-13, DJ Greaves, University of Cambridge, Computer Laboratory.