Shortcomings of Verilog and VHDL (for HL-Synthesis).

Too much is explicit in the source Verilog text:

• number of state variables,
• size of registers, width of busses

Although highly concurrent, no indication of what aspects of the concurrency are important.

Cannot use software design paradigms, such as sending a thread between components to express flow control.