The Xi6 design is a retro fit of the byte swapping and payload type code into the Xi3 design for FPC2 systems. FPC2 specific features are as usual. The data and address interface to the xilinx chip is a subset of that specified in this document which is indicated in the diagram. The FRC register is actually present, but always returns zeros.