HOME       UP       PREV       FURTHER NOTES       NEXT (Levels of Modelling Abstraction)  

ASIC Design Flow Diagram

Design and Manufacturing Flow for SoC.
ASIC/SoC flow that leads from design capture to ASIC fabrication.

This might take six months. The FPGA equivalent can be done in half a day!

7: (C) 2008-18, DJ Greaves, University of Cambridge, Computer Laboratory.