HOME       UP       PREV       NEXT (Power Modelling using SystemC)  

Power Modelling from VCD and SAIF logs.

VCD: Verilog Change Dump file - as generated by our net-level SystemC simulations.

SAIF: Switching Activity Interchange Format - the industry standard approach (aka Spatial Archive Interchange Format). »Quick Tutorial

Both record the number of changes on each net of circuit from a net-level simulation.

Once we know the capacitance of a net (from layout) we can accurately compute the power consumed.

Clearly, if we know the average net length and average activity ratio we get the same precise answer, hence good prospects exist for power estimation from high-level simulations.

But, need to design down to the net-level and do a slow low-level simulation to collect adequate data.

25: (C) 2008-13, DJ Greaves, University of Cambridge, Computer Laboratory.