HOME       UP       PREV       FURTHER NOTES       NEXT (Structural Verilog)  

RTL Summary View of Variant Forms.

Verilog RTL has a synthesisable subset that can be turned into circuits.

Synthesisable Verilog uses one of the following forms and these may be mixed within one module:

The 'Pure RTL' forms have one list of assignments for each clock domain. The order of statements is unimportant in a list. A list without a clock domain is for combinational logic (continuous assignments).

8: (C) 2008-13, DJ Greaves, University of Cambridge, Computer Laboratory. Flash Player Upgrade Needed   PLAY/PAUSE  READY    STOP DOWNLOAD