HOME       UP       PREV       FURTHER NOTES       NEXT (DRAM & Controller (2).)  

DRAM Internal Block Diagram

This DRAM has four data I/O pins and four internal planes, so no bank select bits.

Row and column addresses are supplied successively (giving overall a four part address: bank, row, column and bit lane).

DRAM is not random access memory!

19: (C) 2008-12, DJ Greaves, University of Cambridge, Computer Laboratory.