HOME
UP
  PREV
NEXT (Example: Sequential Long Multiplication)
Hazards
»Definitions (some authors vary slightly):
- Data hazard - when an operand's address is not yet computed or has not arrived in time for use,
- WaW hazard - write-after-write: the second write must occur after the first otherwise its result is lost,
- RaW or WaR hazard - write and read of a location are accidentally permuted,
- Control hazard - when it is not yet clear whether an operation should be performed,
- Alias hazard - we do not know if two array subscripts are equal,
- Structural hazard - insufficient physical resources to do everything at once.
We have a structural hazard when an operation cannot proceed because some
information is not available or a resource is already in use.
Resources that might present structural hazards are:
- Memories with insufficient ports,
- Memories with access latency (synchronous RAM and DRAM),
- insufficient number ALUs for all of the operations to be schedulled in current clock tick.
- Pipelined operator implementations (e.g.
»Booth Multiplier or floating point unit),
- Anything non-fully pipelined (something that goes busy).
A non-fully pipelined component cannot start a new operation on every clock
cycle. Instead it has handshake wires that start it and inform the client
logic when it is ready.