HOME       UP       PREV       NEXT (ESL Flow Model: Avoiding ISS/RTL overheads using native calls.)  

ESL Motivation 1: Architectural Exploration

ESL is electronic system level modelling using recent developments whereby transactional models of hardware components can be called directly by device driver code without modelling processor cores or busses. This is especially useful for architectural exploration where a designer can rapidly experiment with different SoC configurations in terms of how many busses, what is connected to which bus and how wide the various busses and caches are.

The highest level ESL model uses procedure calls between components in a S/W (software) coding style whereas traditional hardware modelling has used shared variables to model nets that connect the components. We need, at times, to convert between these S/W and H/W styles. We will need some transactors. These are small software entities that converts between the two modelling styles.

On the course web site, there is information on two sets of practical experiments:

In this course we shall focus on the loosely-timed, blocking TLM modelling style of ESL model.

2: (C) 2008-11, DJ Greaves, University of Cambridge, Computer Laboratory.