Testbench automation: generate pseudo-random input under constraining assertions.
struct frame {
llc: LLCHeader;
destAddr: uint (bits:48);
srcAddr: uint (bits:48);
size: int;
payload: list of byte;
keep payload.size() in [0..size]; };
The frame structure is accepted at an input port.
Testing will be inside envelope defined by 'keep' statements.
An heirarchy of specifications and constraints:
extend frame { keep size == 0; };
Products: Verisity's Specman Elite, Synopsys Vera.
»www.verisity.com/products/specman.html»www.open-vera.com