There is no expression of which state variables are live and which are idle.
Too much is explicit in the source Verilog text:
Although highly-concurrent, no indication of what aspects of the concurrency are important.
Cannot use software design paradigms, such as sending a thread between components with implied flow control.
|29: (C) 2012-17, DJ Greaves, University of Cambridge, Computer Laboratory.|