The timing diagrams showing in figures 1 and 2 were
downloaded from a logic analyser connected to a fairisle port controller.
These therefore show the protocol used by the existing port controllers and
not other devices. Figure 3 shows a proposed protocol which has not
been implemented yet, but it is intended that all devices which will connect
to a switch fabric in the future will use this new protocol.