4 • Chip Multiprocessors (I)

Chip Multiprocessors (ACS MPhil)
Robert Mullins
Overview

• Coherent memory systems
• Introduction to cache coherency protocols
  – Advanced cache coherency protocols, memory systems and synchronization covered in the next seminar
• Memory consistency models
  – Discuss tutorial paper in reading group
Memory

• We expect memory to provide a set of locations that hold the values we write to them
  – In a uniprocessor system we boost performance by buffering and reordering memory operations and introducing caches
  – These optimisations rarely affect our intuitive view of how memory should behave
Multiprocessor memory systems

• How do we expect memory to behave in a multiprocessor system?
• How can we provide a high-performance memory system?
  – What are the implications of supporting caches and other memory system optimisations?
    • What are the different ways we may organise our memory hierarchy?
  – What impact does the choice of interconnection network have on the memory system?
  – How do we build memory systems that can support hundreds of processors?
    • Seminar 5
Shared-memory
A “coherent” memory

- How might we expect a single memory location to behave when accessed by multiple processors?
- Informally, we would expect (it would at least appear that) the read/write operations from each processor are interleaved and that the memory location will respond to this combined stream of operations as if it came from a single processor
  - We have no reason to believe that the memory should interleave the accesses from different processors in a particular way (only that individual program orders should be preserved)
  - For any interleaving the memory does permit, it should maintain our expected view of how a memory location should behave
A “coherent” memory

- A memory system is coherent if, for each location, it can serialise all operations such that:
  1) Operations issued by each process occur in the order they were issued
  2) The value returned by a read operation is the value written by the last write (“last” is the most recent operation in the apparent serial order that a coherent memory imposes)

- Implicit properties:
  - Write propagation – writes become visible to other processes
  - Write serialisation – all writes to a location are seen in the same order by all processes

See Culler book p.273-277
Coherence invariants

• Consistency-like definitions of coherence (as presented on the previous slide) are sometimes criticized as not being particularly insightful to the architect. Sorin, Hill and Wood offer an alternative definition:

• **Single-Writer, Multiple-Read (SWMR) invariant:**
  – For any memory location A, at any given (logical) time, there exists only a single core that may write to A (and can also read it) or some number of cores that may only read A

• **Data-Value Invariant:**
  – The value of the memory location at the start of an epoch is the same as the value of the memory location at the end of its last read-write epoch

“A primer on memory consistency and cache coherence”, Sorin, Hill and Wood
Is coherence all that we expect?

- Coherence is concerned with the behaviour of **individual** memory locations.
- The memory system illustrated (containing locations X and Y) is coherent but does not guarantee anything about when writes become visible to other processors.
- Consider this program:

<table>
<thead>
<tr>
<th>P1</th>
<th>P2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Y=5</td>
<td>while (X=0)</td>
</tr>
<tr>
<td>X=1</td>
<td>read Y</td>
</tr>
</tbody>
</table>

P1 assigns Y=5 and then X=1, while P2 reads Y and X before exiting the loop. The coherence does not guarantee when these updates become visible to the other processor.
Is coherence all that we expect?

- The operation $Y=5$ does not need to have completed (as we might expect) before $X=1$ is performed and $X$ is read by P2.

- Perhaps surprisingly, this allows P2 to exit from the while loop and read the value 10 from memory location $Y$, clearly not the intent of the programmer.
  - In reality, there are many reasons why the $Y=5$ write operation may be delayed in this way (e.g. due to congestion in the interconnection network).
Sequential consistency

- An intuitive model of an ordering (or consistency model) for a shared address space is Lamport's **sequential consistency** (SC)
- "A multiprocessor is sequentially consistent if the result of any execution is the same as if the operations of all processors were executed in some sequential order, and the operations of each individual processor occur in this sequence in the order specified by its program"
Sequential consistency

• Unfortunately, sequential consistency restricts the use of many common memory system optimisations
  – e.g. write buffers, overlapping write operations, non-blocking read operations, use of caches and even compiler optimisations

• The majority (if not all) modern multiprocessors instead adopt a relaxed memory consistency model
  – More later....
Summary

- **Cache coherency**
  - The coherence protocol prevents access to stale data that may exist due to the presence of caches.
  - If we consider a single memory location, cache coherence maintains the illusion that data is stored in a single shared memory.

- **Memory consistency model**
  - Defines the allowed behavior of multithreaded programs executing with a shared memory, i.e. the possible values returned by each read and the final values of each memory location.
Cache coherency

- Let's examine the problem of providing a coherent memory system in a multiprocessor where each processor has a private cache.
- In general, we consider coherency issues at the boundary between private caches and shared memory (be it main memory or a shared cache).
Cache coherency
Cache coherency

Step 3. P3 writes 5 to X
Cache coherency

Step 4.
X=???

Step 5.
X=???

Processor 1
Cache
X: 14

Processor 2
Cache
X: ???

Processor 3
Cache
X: 5

Memory
X: 14
Cache coherency

• Clearly this memory system can violate our definition of a coherent memory
  – It doesn't even guarantee that writes are propagated
  – This is a result of the ability of the caches to duplicate data
Cache coherency

The most common solution is to add support for cache coherency in hardware

– reading and writing shared variables is a frequent event, we don't want to restrict caching (to private data) or handle these common events in software
  • We'll look at some alternatives to full coherence

– Caches automatically replicate and migrate data closer to the processor, they help reduce communication (energy/power/congestion) and memory latency

– Cache coherent shared memory provides a flexible general-purpose platform
  • Although efficient hardware implementations can quickly become complex
Cache coherency protocols

- Let's examine some examples:
  - Simple 2-state write-through invalidate protocol
  - 3-state (MSI) write-back invalidate protocol
  - 4-state MESI (or Illinois) invalidate protocol
  - Dragon (update) protocol
Cache coherency protocols

• The simple protocols we will examine today all assume that the processors are connected to main memory via a single **shared bus**
  – Access to the bus is arbitrated – at most one transaction takes place at a time
  – All bus transactions are broadcast and can be observed by all processors (in the same order)
  – Coherence is maintained by having all cache controllers “snoop” (**snoopy protocol**) on the bus and monitor the transactions
    • The controller takes action if the bus transaction involves a memory block of which it has a copy
A bus-based system

![Diagram showing a bus-based system with three processors connected to caches and a memory module.](image-url)
2-state invalidate protocol

• Let's examine a simple write-through invalidation protocol
  – Write-through caches
    • Every write operation (even if the block is in the cache) causes a write transaction on the bus and main memory to be updated
  – Invalidate or invalidation-based protocols
    • The snooping cache monitors the bus for writes. If it detects that another processor has written to a block it is caching, it invalidates its copy.
    • This requires each cache controller to perform a tag match operation
    • Cache tags can be made dual-ported
2-state invalidate protocol

Step 1.

Step 2.

Memory
2-state invalidate protocol

In practice coherency is maintained at the granularity of a cache block
2-state invalidate protocol

- The protocol is defined by a collection of cooperating finite state machines.
- Each cache controller receives:
  - Processor memory requests
  - Information from snooping the bus
- In response the controller may:
  - Update the state of a particular cache block
  - Initiate a new bus transaction
- The state transitions shown using dotted lines are in response to bus transactions.
MSI write-back invalidate protocol

• Write-through caches simplify cache coherence as all writes are broadcast over the bus and we can always read the most recent value of a data item from main memory.

• Unfortunately they require additional memory bandwidth. For this reason write-back caches are used in most multiprocessors, as they can support more/faster processors.
MSI write-back invalidate protocol

- **Cache line states:**
  - *(S)*hared
    - The block is present in an unmodified state in this cache
    - Main memory is up-to-date
    - Zero or more up-to-date copies exist in other caches
  - *(M)*odified
    - Only this cache has a valid copy, the copy in memory is stale
MSI write-back invalidate protocol

Let's build the protocol up in stages...

If another cache needs the block that we have in state M (the block is dirty/modified), we must flush the block to memory and provide the data to the requesting cache (over the bus).

On a read miss, we get the data in state S (clean – unmodified, other copies may exist). Data may come from main memory or be provided by another cache.
MSI write-back invalidate protocol

**BusRdX** – ask for a particular block and permission to write to it.

If we are holding the requested block and receive a **BusRdX**, we must transition to the I(nvalid) state.
MSI write-back invalidate protocol

The complete protocol
The data produced by this **BusRdX** is ignored as the data is already present in the cache. A common optimisation is to use a **BusUpgr** (upgrade) transaction instead, to save main memory responding with data.
MESI protocol

• Let's consider what happens if we read a block and then subsequently wish to modify it
  – This will require two bus transactions using the 3-state MSI protocol
  – But if we know that we have the only copy of the block, the transaction (**BusUpgr**) required to transition from state S to M is really unnecessary
    • We could safely, and silently, transition from S to M
  – This will be a common event in parallel programs and especially in sequential applications
    • Very common to see sequential apps. running on CMP
MESI protocol

Cache Line State

Valid
  | Clean
  | (S)hared
  | (E)xclusive
  | (M)odified

(1)nvalid
  | Dirty
MESI protocol

The shared signal (S) is used to determine if any caches currently hold the requested data on a PrRd.

**BusRd(S)** means the bus read transaction caused the shared signal to be asserted (another cache has a copy of the data).

**BusRd(Not S)** means no cache has the data.

This signal is used to decide if we transition from state I to S or E.

If we are in state E and need to write, we require no bus transaction to take place.
To enable cache-to-cache sharing we must be sure to select only one cache to provide the required block. Flush' is used to indicate that only one cache will flush the data (in order to supply it to the requesting cache). This is easy in a bus-based system of course as only one transaction can take place at a time.

Of course a cache will normally be able to provide the block faster than main memory.
MESI protocol

BusRd/Flush

If we are in state M or E and other cache requests the block, we provide the data (we have the only copy) and move to state S (clean & zero or more copies)
MESI protocol

If we are in states M, E or S and receive a BusRdX we simply flush our data and move to state I.
MOESI protocol

Cache Line State

Valid  (I)nvalid

Clean  Dirty

(S)hared  (E)xclusive  (M)odified  (O)wner
MOESI protocol

- **O(wner) state**
  - Other shared copies of this block exist, but memory is stale. This cache (the owner) is responsible for supplying the data when it observes the relevant bus transaction.
  - This avoids the need to write modified data back to memory when another processor wants to read it
    - Look at the M to S transition in the MSI protocol
- A summary of the cache states and an annotated transition diagram for the MSI protocol (hopefully useful “cheat” sheets) are available from the course wiki
MOESI protocol

AMD MOESI protocol state transition diagram


You can think of probe write hit as BusRdX probe read hit as BusRd (the actions taken are omitted from the transitions in this diagram)
Exercise

<table>
<thead>
<tr>
<th>Processor Action</th>
<th>P1 state</th>
<th>P2 state</th>
<th>P3 state</th>
<th>Bus Action</th>
<th>Data supplied from</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1 read x</td>
<td>S</td>
<td>--</td>
<td>--</td>
<td>BusRd</td>
<td>Memory</td>
</tr>
<tr>
<td>P2 read x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P1 write x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P1 read x</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>...</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- Add some more processor actions of your own and complete this table for the MSI and MESI protocols we have discussed.
Update protocols

• On a write we have two options
  – (1) Invalidate cache copies
    • We have looked at invalidate-based protocols so far
  – (2) Update the cache copies with the new data
    • These are unsurprisingly called “update protocols”
Update protocols

• Update protocols keep the cached copies of the block up to date.
  – Low-latency communication
  – Conserve bandwidth, we only need one update transaction to keep multiple sharers up to date
  – Unnecessary traffic when a single processor writes repeatedly to a block (and no other processor accesses the block)
Dragon update protocol

- Dragon protocol (4-state update protocol)
  - Dragon multiprocessor, Xerox, Thacker et al, '84
  - Culler book p.301
  - Note: there is no (I) state, blocks are kept up-to-date

- (E) Exclusive-Clean
  - clean, only-copy of data

- (Sc) Shared-clean
  - two or more caches potentially have a copy of this block
  - main-memory may or may not be up-to-date
    - The block may be in state Sm in one other cache
Dragon update protocol

- **(Sm)** Shared-modified
  - two or more caches potentially have a copy of this block
  - main-memory is not up-to-date
  - it is this cache's responsibility to update memory (when block is replaced)
    - A block can only be in state Sm in one cache at a time

- **(M)** modified (dirty)
  - Only this cache has a copy, the block is dirty (main-memory's copy is stale)
Dragon update protocol

- Since we no longer have an (I)nvalid state we distinguish between a cache miss and cache hit:
  - PrRdMiss and PrRd
  - PrWrMiss and PrWr
- We also need to support BusUpd (Bus Update transactions) and Update (update block with new data) actions
### Simple update protocol

- Simple 2-state update protocol
- We just need to remember who “owns” the data (the writer)
- Superfluous bus transactions can be removed by adding states for when we hold the only copy of the data
  - E – Exclusive (clean)
  - M – Modified (dirty)
Dragon update protocol
Update protocols

• Update vs. invalidate
  – Depends on sharing patterns
    • e.g. producer-consumer pattern favours update
    • Update produces more traffic (scalability and energy cost worries)
    • Could dynamically choose best protocol at run-time or be assisted by compiler hints

– Recent work
  • In-network cache coherency work from Princeton
  • Analysis of sharing patterns and exploitation of direct cache-to-cache accesses (Cambridge)
Transient (intermediate) states

• Nonatomic state transitions
  – Bus transactions are atomic, but a processor's actions are often more complex and must be granted access to bus before they can complete
  – What happens if we snoop a transaction that we must respond to while we are waiting for an outstanding request to be acted upon?
    • *e.g.* we are waiting for access to the bus
# Transient (intermediate) states

<table>
<thead>
<tr>
<th>Processor Action</th>
<th>P1 state</th>
<th>P2 state</th>
<th>Bus Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>....</td>
<td>S</td>
<td>S</td>
<td></td>
</tr>
<tr>
<td>P1/P2 write x</td>
<td>P2 wins</td>
<td>BusUpgr</td>
<td></td>
</tr>
<tr>
<td>(both need to</td>
<td>bus arb.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>perform a</td>
<td>P2 issues</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BusUpgr)</td>
<td></td>
<td>a BusUpgr</td>
<td></td>
</tr>
<tr>
<td>P1 needs to</td>
<td>I</td>
<td>M</td>
<td></td>
</tr>
<tr>
<td>downgrade state</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>of X to l(nvalid)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P1 must now</td>
<td>.....</td>
<td></td>
<td>BusRdX</td>
</tr>
<tr>
<td>issue a BusRdX</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(not a BusUpgr</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>as orginally</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>planned) Doesn't</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>require a new</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BusReq</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Transient (intermediate) states

Note: This figure omits the transitions between the normal states (see Culler book, p.388 for complete state diagram)
Split-transaction buses

• An atomic bus remains idle between each request and response (e.g. while data is read from main memory)

• Split-transaction buses allow multiple outstanding requests in order to make better use of the bus
  – This introduces the possibility of receiving a response to a request after you have snooped a transaction that has resulted in a transition to another state

• Culler Section 6.4
Split-transaction buses

• Example:
  – P1: I->S
    • Issued **BusRd** and awaiting response (in state IS)
      – The IS state records the fact that the request has been sent
  – P2: S->M
    • Issued an invalidate, P1 sees this before the response to its **BusRd**
  – P1:
    • P1 can't simply move to state I, it needs to service the outstanding load.
      – Don't want to reissue BusRd either as this may prevent forward progress being made
    • Answer move to another intermediate state (ISI) wait for original response, service load, then move to state I
Split-transaction buses

- ISI state:
  - Wait for data from original BusRd
  - Service the outstanding load instruction
  - Move to the I(nvalid) state

![Diagram of ISI state transitions](image-url)
Bus-based cache coherency protocols

• In a real system it is common to see 4 stable states and perhaps 10 transient states
  – Design and verification is complex
    • Basic concept is relatively simple
    • Optimisations introduce complexity
  – Bugs do slip through the net
    • Problematic for correctness and security
    • Intel Core 2 Duo
      – A139: “Cache data access request from one core hitting a modified line in the L1 data cache of the other core may cause unpredictable system behaviour”
Memory consistency

• See reading material....
Sequential Consistency (SC)

• SC requires that each core preserves the program order of its loads and stores. This is true for loads following loads, stores following loads etc.:

  Load -> Load
  Load -> Store
  Store -> Store
  Store -> Load
Sequential Consistency (SC)

- In reality, we do not need to define a total order on all memory accesses even for SC.
- If the accesses from different cores are to different memory locations we can leave them unordered. This is also true if they are to the same address but they are both loads.
- This makes sense as we are only interested in cases where the difference in order can be “seen” by another core.
  - This leads to optimisations that allow a speculative reordering that is only “rolled back” if seen by other cores. Alternatively, the coherence layer may be able to delay some operations so transgressions are not seen!
Implementing SC

Many common optimisations used by uniprocessors (even architectures without caches) can violate the semantics of sequential consistency, e.g.:

- Write buffers (allows loads to overtake waiting stores)
- Overlapping writes (assuming a non-bus interconnection network, e.g. slide 24)
- Non-blocking read operations (e.g. due to OOO execution, non-blocking caches or speculative execution)
Sequential Consistency (SC)

- An example of how overlapping reads from the same processor (e.g. due to speculation) can violate SC.

Note: the order of the loads and stores is t1, t2, t3 and then t4
Total Store Order (TSO)

- TSO is a widely implemented memory consistency model that permits the use of FIFO write buffers.
- TSO removes the final ordering constraint imposed by SC:
  - Load -> Load
  - Load -> Store
  - Store -> Store
  - Store -> Load    // omitted for TSO

- Loads are now able to overtake stores (i.e. execute before an older store waiting in the write buffer). Hence TSO allows some non-SC executions.
Total Store Order (TSO)

• The omission of this ordering constraint makes little difference for most programs. If such executions need to be prevented, programmers can insert barrier instructions.

• Note: if the store and the later load are to the same address the load should return the most recent value even if it is in the write buffer. This is achieved by flushing the write buffer or reading the value from the write buffer (see Lecture 10).
Commercial consistency models

• **X86** (including x86-64) implements TSO
• **ARMv7 / IBM POWER**
  – ARMv7 and IBM POWER have similar relaxed memory models with programmer visible out-of-order and speculative execution
  – They do not even guarantee a total memory order as they lack *multicopy atomicity*, i.e. a write by one hardware thread can become visible to some other threads before becoming visible to all of them. There is not a logically atomic point at which a store takes effect at memory
• **ARMv8** (AArch64) - weakly-ordered, multi-copy atomic
  – Early versions of the ARMv8 specification was non-multicopy-atomic
  – It was revised to multicopy-atomic. The added complications were not justified by potential benefits. A formal concurrency model is also available
• **Alpha** (an older ISA, now rarely used)
  – Relaxed memory model with multicopy-atomicity, i.e. there is a total memory order
Multicopy atomicity

- “A store becomes visible to the issuing processor before it is advertised **simultaneously to all other processors.**” [1]
- Loads and stores appear to execute instantaneously
- What might break multicopy atomicity?
  - Imagine a multicore system where two hardware threads (t₁ and t₂) run on each (multithreaded) core. We cannot permit early forwarding of data from t₁'s private store buffer to thread t₂ if we want to maintain multicopy atomicity.
  - In general, multicopy atomicity requires that when a store takes place we must ensure that the necessary invalidations take place before allowing the new value to be communicated from one thread to another.

[1] “Weak memory models: balancing definitional simplicity and implementation flexibility”, Zhang, Vijayaraghavan, Arvind