

# The Semantics of Power and ARM Multiprocessor Machine Code

## The HOL Specification

Jade Alglave<sup>2</sup>    Anthony Fox<sup>1</sup>    Samin Ishtiaq<sup>3</sup>    Magnus O. Myreen<sup>1</sup>  
Susmit Sarkar<sup>1</sup>    Peter Sewell<sup>1</sup>    Francesco Zappa Nardelli<sup>2</sup>

<sup>1</sup>University of Cambridge    <sup>2</sup>INRIA    <sup>3</sup>Microsoft Research Cambridge

October 14, 2008

# Brief Contents

**Brief Contents**

**i**

**Full Contents**

**ii**

<i>BRIEF CONTENTS</i>	ii
I common_coretypes	1
II common_types	3
III ppc_arm_axiomatic_model	6
IV arm_coretypes	14
V arm_types	19
VI arm_ast	21
VII arm_opsem	24
VIII arm_seq_monad	36
IX arm_event_monad	43
X arm_decoder	51
XI arm_program	55
XII ppc_coretypes	58
XIII ppc_types	60
XIV ppc_ast	62
XV ppc_opsem	65
XVI ppc_decoder	74
XVII ppc_	76
XVIII ppc_seq_monad	78
XIX ppc_event_monad	82
XX ppc_program	88
Index	91

# Full Contents

<b>Brief Contents</b>	<b>i</b>
<b>Full Contents</b>	<b>ii</b>
<b>I common_coretypes</b>	<b>1</b>
- <i>type_abbrev_proc</i> . . . . .	2
- <i>type_abbrev_program_order_index</i> . . . . .	2
- <i>iid</i> . . . . .	2
<b>II common_types</b>	<b>3</b>
- <i>type_abbrev_Ximm</i> . . . . .	4
- <i>type_abbrev_address</i> . . . . .	4
- <i>type_abbrev_value</i> . . . . .	4
- <i>type_abbrev_eiid</i> . . . . .	4
- <i>type_abbrev_reln</i> . . . . .	4
- <i>dirn</i> . . . . .	4
- <i>location</i> . . . . .	4
- <i>synchronization</i> . . . . .	4
- <i>action</i> . . . . .	4
- <i>event</i> . . . . .	4
- <i>architecture</i> . . . . .	4
- <i>event_structure</i> . . . . .	4
- <i>type_abbrev_state_constraint</i> . . . . .	4
- <i>type_abbrev_view_orders</i> . . . . .	4
- <i>execution_witness</i> . . . . .	4
- <i>type_abbrev_eiid_state</i> . . . . .	5
- <i>next_eiid</i> . . . . .	5
- <i>initial_eiid_state</i> . . . . .	5
- <i>type_abbrev_program_word8</i> . . . . .	5
- <i>type_abbrev_run_skeleton</i> . . . . .	5
- <i>run_skeleton_wf</i> . . . . .	5
<b>III ppc_arm_axiomatic_model</b>	<b>6</b>
- <i>loc</i> . . . . .	7
- <i>value_of</i> . . . . .	7

—	<i>proc</i>	7
—	<i>mem_load</i>	7
—	<i>mem_store</i>	7
—	<i>mem_access</i>	7
—	<i>reg_load</i>	7
—	<i>reg_store</i>	7
—	<i>reg_access</i>	7
—	<i>reg_or_mem_location</i>	7
—	<i>reg_or_mem_or_resaddr</i>	8
—	<i>store</i>	8
—	<i>load</i>	8
—	<i>is_barrier</i>	8
—	<i>is_sync</i>	8
—	<i>procs</i>	8
—	<i>iids</i>	8
—	<i>writes</i>	8
—	<i>reads</i>	8
—	<i>po</i>	8
—	<i>po_strict</i>	9
—	<i>intra_causality</i>	9
—	<i>po_iico_both</i>	9
—	<i>po_iico_data</i>	9
—	<i>well_formed_event_structure</i>	9
—	<i>local_register_data_dependency</i>	9
—	<i>address_or_data_dependency_load_load</i>	10
—	<i>address_or_data_or_control_dependency_load_store</i>	10
—	<i>preserved_program_order_mem_loc</i>	10
—	<i>preserved_program_order</i>	10
—	<i>preserved_coherence_order</i>	10
—	<i>viewed_events</i>	10
—	<i>view_orders_well_formed</i>	10
—	<i>get_mem_l_stores</i>	10
—	<i>write_serialization_candidates</i>	10
—	<i>state_updates</i>	11
—	<i>read_most_recent_value</i>	11
—	<i>FIX</i>	11
—	<i>check_sync_power_2_05</i>	11
—	<i>check_dmb_arm</i>	11
—	<i>same_granule</i>	12
—	<i>location_res_value</i>	12
—	<i>read_location_res_value</i>	12
—	<i>check_atomicity</i>	12
—	<i>valid_execution</i>	12
<b>IV</b>	<b>arm_coretypes</b>	<b>14</b>
—	<i>type_abbrev_Aimm</i>	15
—	<i>ARMreg</i>	15
—	<i>ARMpsr</i>	15

–	<i>ARMmode</i>	15
–	<i>ARMstatus</i>	15
–	<i>ARMsctlr</i>	15
–	<i>ARMcp_registers</i>	15
–	<i>ARMcondition</i>	15
–	<i>ARMexception</i>	15
–	<i>ARMversion</i>	15
–	<i>ARMextensions</i>	16
–	<i>ARMinfo</i>	16
–	<i>InstrSet</i>	16
–	<i>MemType</i>	16
–	<i>MemoryAttributes</i>	16
–	<i>FullAddress</i>	16
–	<i>AddressDescriptor</i>	16
–	<i>type_abbrev_ExclusiveMonitor</i>	16
–	<i>ExclusiveMonitors</i>	16
–	<i>MBReqDomain</i>	17
–	<i>MBReqTypes</i>	17
–	<i>word5_to_mode</i>	17
–	<i>align</i>	17
–	<i>decode_psr</i>	17
–	<i>encode_psr</i>	18
–	<i>version_number</i>	18
<b>V</b>	<b>arm_types</b>	<b>19</b>
–	<i>arm_reg</i>	20
<b>VI</b>	<b>arm_ast</b>	<b>21</b>
–	<i>addressing_mode1</i>	22
–	<i>addressing_mode2</i>	22
–	<i>addressing_mode3</i>	22
–	<i>ARMinstruction</i>	22
<b>VII</b>	<b>arm_opsem</b>	<b>24</b>
–	<i>user_or_system_mode</i>	25
–	<i>word4_mode_to_reg</i>	25
–	<i>read_regm</i>	25
–	<i>write_regm</i>	25
–	<i>mode_to_psr</i>	25
–	<i>exception_to_mode</i>	25
–	<i>mode_to_word5</i>	25
–	<i>exception_to_address</i>	26
–	<i>condition_passed</i>	26
–	<i>inc_pc</i>	26
–	<i>branch_write_pc</i>	26
–	<i>LSL</i>	26

—	<i>LSR</i>	27
—	<i>ASR</i>	27
—	<i>ROR</i>	27
—	<i>immediate</i>	27
—	<i>shift_immediate</i>	27
—	<i>shift_register</i>	27
—	<i>addr_mode1</i>	27
—	<i>addr_mode2</i>	28
—	<i>ALU_arith</i>	28
—	<i>ALU_logic</i>	28
—	<i>ALU_multiply</i>	28
—	<i>ALU_multiply_long</i>	28
—	<i>ADD</i>	28
—	<i>SUB</i>	29
—	<i>AND</i>	29
—	<i>EOR</i>	29
—	<i>ORR</i>	29
—	<i>ALU</i>	29
—	<i>arithmetic</i>	29
—	<i>test_or_compare</i>	29
—	<i>rotate_mem32</i>	29
—	<i>exception_exec</i>	29
—	<i>branch_exec</i>	30
—	<i>data_processing_exec</i>	30
—	<i>multiply_exec</i>	30
—	<i>multiply_long_exec</i>	31
—	<i>load_store_exec</i>	31
—	<i>load_exclusive_exec</i>	32
—	<i>store_exclusive_exec</i>	32
—	<i>swap_exec</i>	33
—	<i>status_to_register_exec</i>	33
—	<i>breakpoint_exec</i>	33
—	<i>data_memory_barrier_exec</i>	34
—	<i>arm_execute</i>	34
<b>VIII</b>	<b>arm_seq_monad</b>	<b>36</b>
—	<i>type_abbrev_arm_state</i>	37
—	<i>AREAD_REG</i>	37
—	<i>AREAD_PSR</i>	37
—	<i>AREAD_CP</i>	37
—	<i>AREAD_MEM</i>	37
—	<i>AREAD_INFO</i>	37
—	<i>AREAD_EXCL</i>	37
—	<i>AWRITE_REG</i>	37
—	<i>AWRITE_PSR</i>	37
—	<i>AWRITE_MEM</i>	37
—	<i>AWRITE_EXCL</i>	37
—	<i>type_abbrev_M</i>	37

—	<i>constT_seq</i>	37
—	<i>failureT_seq</i>	37
—	<i>bindT_seq</i>	37
—	<i>seqT_seq</i>	37
—	<i>parT_seq</i>	37
—	<i>lockT_seq</i>	38
—	<i>condT_seq</i>	38
—	<i>discardT_seq</i>	38
—	<i>addT_seq</i>	38
—	<i>write_reg_seq</i>	38
—	<i>read_reg_seq</i>	38
—	<i>write_psr_seq</i>	38
—	<i>read_psr_seq</i>	38
—	<i>write_flags_seq</i>	38
—	<i>read_flags_seq</i>	38
—	<i>read_endian_seq</i>	38
—	<i>read_mode_seq</i>	38
—	<i>read_instr_set_seq</i>	38
—	<i>read_sctlr_seq</i>	39
—	<i>read_info_seq</i>	39
—	<i>read_version_seq</i>	39
—	<i>set_exclusive_monitorsT_seq</i>	39
—	<i>exclusive_monitors_passT_seq</i>	39
—	<i>dmbT_seq</i>	40
—	<i>write_mem8_seq</i>	40
—	<i>write_mem16_seq</i>	40
—	<i>write_mem32_seq</i>	40
—	<i>read_mem8_seq</i>	41
—	<i>read_mem16_seq</i>	41
—	<i>read_mem32_seq</i>	41
—	<i>constT</i>	41
—	<i>addT</i>	41
—	<i>lockT</i>	41
—	<i>failureT</i>	41
—	<i>discardT</i>	41
—	<i>condT</i>	41
—	<i>bindT</i>	41
—	<i>seqT</i>	41
—	<i>parT</i>	41
—	<i>read_info</i>	41
—	<i>read_version</i>	42
—	<i>write_reg</i>	42
—	<i>read_reg</i>	42
—	<i>write_psr</i>	42
—	<i>read_psr</i>	42
—	<i>write_flags</i>	42
—	<i>read_flags</i>	42
—	<i>read_mode</i>	42
—	<i>read_instr_set</i>	42

—	<i>read_sctlr</i>	42
—	<i>write_mem8</i>	42
—	<i>read_mem8</i>	42
—	<i>write_mem16</i>	42
—	<i>read_mem16</i>	42
—	<i>write_mem32</i>	42
—	<i>read_mem32</i>	42
—	<i>dmrT</i>	42
—	<i>set_exclusive_monitorsT</i>	42
—	<i>exclusive_monitors_passT</i>	42
—	<i>option_apply</i>	42
<b>IX</b>	<b>arm_event_monad</b>	<b>43</b>
—	<i>type_abbrev_M</i>	44
—	<i>event_structure_empty</i>	44
—	<i>event_structure_lock</i>	44
—	<i>event_structure_union</i>	44
—	<i>event_structure_bigunion</i>	44
—	<i>event_structure_seq_union</i>	44
—	<i>event_structure_control_seq_union</i>	44
—	<i>mapT_ev</i>	44
—	<i>choiceT_ev</i>	45
—	<i>constT_ev</i>	45
—	<i>discardT_ev</i>	45
—	<i>addT_ev</i>	45
—	<i>lockT_ev</i>	45
—	<i>failureT_ev</i>	45
—	<i>condT_ev</i>	45
—	<i>bindT_ev</i>	45
—	<i>control_seqT_ev</i>	45
—	<i>seqT_ev</i>	45
—	<i>parT_ev</i>	45
—	<i>parT_unit_ev</i>	46
—	<i>syncT_ev</i>	46
—	<i>write_location_ev</i>	46
—	<i>read_location_ev</i>	46
—	<i>write_reg_ev</i>	46
—	<i>read_reg_ev</i>	47
—	<i>write_psr_ev</i>	47
—	<i>read_psr_ev</i>	47
—	<i>write_flags_ev</i>	47
—	<i>read_flags_ev</i>	47
—	<i>OUR_VERSION</i>	47
—	<i>OUR_INFO</i>	47
—	<i>OUR_MODE</i>	47
—	<i>OUR_INSTR_SET</i>	47
—	<i>OUR_SCTLR</i>	47
—	<i>read_version_ev</i>	47

—	<i>read_info_ev</i>	47
—	<i>read_mode_ev</i>	47
—	<i>read_instr_set_ev</i>	47
—	<i>read_sctlr_ev</i>	47
—	<i>set_exclusive_monitorsT_ev</i>	48
—	<i>exclusive_monitors_passT_ev</i>	48
—	<i>aligned32</i>	48
—	<i>write_mem8_ev</i>	48
—	<i>write_mem16_ev</i>	48
—	<i>write_mem32_ev</i>	48
—	<i>read_mem8_ev</i>	48
—	<i>read_mem16_ev</i>	48
—	<i>read_mem32_ev</i>	48
—	<i>dmrT_ev</i>	48
—	<i>constT</i>	48
—	<i>addT</i>	48
—	<i>lockT</i>	48
—	<i>failureT</i>	49
—	<i>discardT</i>	49
—	<i>condT</i>	49
—	<i>bindT</i>	49
—	<i>seqT</i>	49
—	<i>parT</i>	49
—	<i>parT_unit</i>	49
—	<i>read_info</i>	49
—	<i>read_version</i>	49
—	<i>write_reg</i>	49
—	<i>read_reg</i>	49
—	<i>write_psr</i>	49
—	<i>read_psr</i>	49
—	<i>write_flags</i>	49
—	<i>read_flags</i>	49
—	<i>read_mode</i>	49
—	<i>read_instr_set</i>	49
—	<i>read_sctlr</i>	49
—	<i>write_mem8</i>	50
—	<i>read_mem8</i>	50
—	<i>write_mem16</i>	50
—	<i>read_mem16</i>	50
—	<i>write_mem32</i>	50
—	<i>read_mem32</i>	50
—	<i>dmrT</i>	50
—	<i>set_exclusive_monitorsT</i>	50
—	<i>exclusive_monitors_passT</i>	50

<b>X</b>	<b>arm_decoder</b>	<b>51</b>
—	<i>condition_decode</i>	52
—	<i>arm_decode</i>	52

<b>XI arm_program</b>	<b>55</b>	
-	<i>VERSION_MULTICORE</i> . . . . .	56
-	<i>type_abbrev_Ainstruction</i> . . . . .	56
-	<i>type_abbrev_program_Ainstruction</i> . . . . .	56
-	<i>arm_decode_program_fun</i> . . . . .	56
-	<i>arm_decode_program_rel</i> . . . . .	56
-	<i>arm_event_execute</i> . . . . .	56
-	<i>arm_execute_with_pc_check</i> . . . . .	56
-	<i>arm_event_structures_of_run_skeleton</i> . . . . .	56
-	<i>arm_semantics</i> . . . . .	56
<b>XII ppc_coretypes</b>	<b>58</b>	
-	<i>type_abbrev_ireg</i> . . . . .	59
-	<i>type_abbrev_freg</i> . . . . .	59
-	<i>type_abbrev_ppc_constant</i> . . . . .	59
-	<i>type_abbrev_crbit</i> . . . . .	59
-	<i>ppc_bit</i> . . . . .	59
-	<i>ppc_reg32</i> . . . . .	59
<b>XIII ppc_types</b>	<b>60</b>	
-	<i>ppc_reg</i> . . . . .	61
<b>XIV ppc_ast</b>	<b>62</b>	
-	<i>Pinstruction</i> . . . . .	63
<b>XV ppc_opsem</b>	<b>65</b>	
-	<i>ppc_sint_cmp</i> . . . . .	66
-	<i>ppc_uint_cmp</i> . . . . .	66
-	<i>OK_nextinstr</i> . . . . .	66
-	<i>reg_update</i> . . . . .	66
-	<i>uint_reg_update</i> . . . . .	66
-	<i>sint_reg_update</i> . . . . .	66
-	<i>uint_compare</i> . . . . .	66
-	<i>sint_compare</i> . . . . .	66
-	<i>bit_update</i> . . . . .	66
-	<i>const_low</i> . . . . .	66
-	<i>const_high</i> . . . . .	66
-	<i>conditional</i> . . . . .	66
-	<i>read_bit_word</i> . . . . .	66
-	<i>read_ireg</i> . . . . .	67
-	<i>gpr_or_zero</i> . . . . .	67
-	<i>no_carry</i> . . . . .	67
-	<i>goto_label</i> . . . . .	67
-	<i>effective_address</i> . . . . .	67
-	<i>assertT</i> . . . . .	67

—	<i>write_mem_aux</i>	67
—	<i>store_word</i>	67
—	<i>register_store</i>	67
—	<i>read_mem_aux</i>	67
—	<i>load_word</i>	67
—	<i>register_load</i>	67
—	<i>set_CR0_to_00xNONE</i>	68
—	<i>ppc_exec_instr</i>	68
<b>XVI</b>	<b>ppc_decoder</b>	<b>74</b>
—	<i>ppc_match_step</i>	75
—	<i>ppc_decode</i>	75
<b>XVII</b>	<b>ppc_</b>	<b>76</b>
—	<i>iid_dummy</i>	77
—	<i>PPC_NEXT</i>	77
<b>XVIII</b>	<b>ppc_seq_monad</b>	<b>78</b>
—	<i>type_abbrev_ppc_state</i>	79
—	<i>PREAD_R</i>	79
—	<i>PREAD_S</i>	79
—	<i>PREAD_M</i>	79
—	<i>PWRITE_R</i>	79
—	<i>PWRITE_S</i>	79
—	<i>PWRITE_M</i>	79
—	<i>PREAD_REVERSE_BIT</i>	79
—	<i>PREAD_REVERSE_ADDRESS</i>	79
—	<i>PWRITE_REVERSE_BIT</i>	79
—	<i>PWRITE_REVERSE_ADDRESS</i>	79
—	<i>type_abbrev_M</i>	79
—	<i>constT_seq</i>	79
—	<i>addT_seq</i>	79
—	<i>lockT_seq</i>	79
—	<i>syncT_seq</i>	79
—	<i>failureT_seq</i>	79
—	<i>seqT_seq</i>	79
—	<i>parT_seq</i>	79
—	<i>parT_unit_seq</i>	80
—	<i>write_reg_seq</i>	80
—	<i>read_reg_seq</i>	80
—	<i>write_status_seq</i>	80
—	<i>read_status_seq</i>	80
—	<i>write_mem8_seq</i>	80
—	<i>read_mem8_seq</i>	80
—	<i>read_mem32_seq</i>	80
—	<i>write_mem32_seq</i>	80

—	<i>write_reserve_bit_seq</i>	80
—	<i>read_reserve_bit_seq</i>	80
—	<i>write_reserve_address_seq</i>	80
—	<i>read_reserve_address_seq</i>	81
—	<i>constT</i>	81
—	<i>addT</i>	81
—	<i>lockT</i>	81
—	<i>syncT</i>	81
—	<i>failureT</i>	81
—	<i>control_seqT</i>	81
—	<i>seqT</i>	81
—	<i>parT</i>	81
—	<i>parT_unit</i>	81
—	<i>write_reg</i>	81
—	<i>read_reg</i>	81
—	<i>write_status</i>	81
—	<i>read_status</i>	81
—	<i>write_mem8</i>	81
—	<i>read_mem8</i>	81
—	<i>write_mem32</i>	81
—	<i>read_mem32</i>	81
—	<i>write_reserve_bit</i>	81
—	<i>read_reserve_bit</i>	81
—	<i>write_reserve_address</i>	81
—	<i>read_reserve_address</i>	81
—	<i>option_apply</i>	81
<b>XIX</b>	<b>ppc_event_monad</b>	<b>82</b>
—	<i>type_abbrev_M</i>	83
—	<i>event_structure_empty</i>	83
—	<i>event_structure_lock</i>	83
—	<i>event_structure_union</i>	83
—	<i>event_structure_biquunion</i>	83
—	<i>event_structure_seq_union</i>	83
—	<i>event_structure_control_seq_union</i>	83
—	<i>mapT_ev</i>	83
—	<i>choiceT_ev</i>	84
—	<i>constT_ev</i>	84
—	<i>addT_ev</i>	84
—	<i>lockT_ev</i>	84
—	<i>failureT_ev</i>	84
—	<i>condT_ev</i>	84
—	<i>seqT_ev</i>	84
—	<i>control_seqT_ev</i>	84
—	<i>parT_ev</i>	84
—	<i>parT_unit_ev</i>	84
—	<i>write_location_ev</i>	85
—	<i>read_location_ev</i>	85

—	<i>syncT_ev</i>	85
—	<i>write_reg_ev</i>	85
—	<i>read_reg_ev</i>	85
—	<i>write_status_ev</i>	85
—	<i>read_status_ev</i>	86
—	<i>aligned32</i>	86
—	<i>write_mem8_ev</i>	86
—	<i>read_mem8_ev</i>	86
—	<i>write_mem32_ev</i>	86
—	<i>read_mem32_ev</i>	86
—	<i>write_reserve_bit_ev</i>	86
—	<i>read_reserve_bit_ev</i>	86
—	<i>write_reserve_address_ev</i>	86
—	<i>read_reserve_address_ev</i>	86
—	<i>constT</i>	86
—	<i>addT</i>	86
—	<i>lockT</i>	86
—	<i>syncT</i>	87
—	<i>failureT</i>	87
—	<i>seqT</i>	87
—	<i>control_seqT</i>	87
—	<i>parT</i>	87
—	<i>parT_unit</i>	87
—	<i>write_reg</i>	87
—	<i>read_reg</i>	87
—	<i>write_status</i>	87
—	<i>read_status</i>	87
—	<i>write_mem8</i>	87
—	<i>read_mem8</i>	87
—	<i>write_mem32</i>	87
—	<i>read_mem32</i>	87
—	<i>write_reserve_bit</i>	87
—	<i>read_reserve_bit</i>	87
—	<i>write_reserve_address</i>	87
—	<i>read_reserve_address</i>	87
<b>XX</b>	<b>ppc_program</b>	<b>88</b>
—	<i>type_abbrev_program_Pinstruction</i>	89
—	<i>ppc_decode_program_fun</i>	89
—	<i>ppc_decode_program_rel</i>	89
—	<i>ppc_event_execute</i>	89
—	<i>ppc_execute_with_pc_check</i>	89
—	<i>ppc_event_structures_of_run_skeleton</i>	89
—	<i>ppc_semantics</i>	89
<b>Index</b>		<b>91</b>

# Part I

## common\_coretypes

*iid*

2

**type\_abbrev** proc : num

**type\_abbrev** program\_order\_index : num

*iid* = [ proc : proc; poi : program\_order\_index ]

## **Part II**

# **common\_types**

```
type_abbrev Ximm : word32
```

```
type_abbrev address : Ximm
```

```
type_abbrev value : Ximm
```

```
type_abbrev eiid : num
```

```
type_abbrev reln : 'a#'a → bool
```

```
dirn = R | W
```

```
location = LOCATION_REG of proc 'reg  

| LOCATION_MEM of address  

| LOCATION_RES of proc  

| LOCATION_RES_ADDR of proc
```

```
synchronization = SYNC
```

```
action = ACCESS of dirn 'reg location value  

| BARRIER of synchronization
```

```
event = { eiid : eiid;  

          iid : iid;  

          action : 'reg action } }
```

```
architecture = POWER205 | ARMv7
```

```
event_structure = { events : ('reg event)set;  

                     intra_causality_data : ('reg event)reln;  

                     intra_causality_control : ('reg event)reln;  

                     atomicity : ('reg event)set set;  

                     arch : architecture;  

                     granule_size_exponent : num } }
```

```
type_abbrev state_constraint : ('reg location) → value option
```

```
type_abbrev view_orders : proc → ('reg event)reln
```

```
execution_witness =  

{ initial_state : ('reg state_constraint);  

  vo : ('reg view_orders);  

  write_serialization : ('reg event reln) } }
```

*run-skeleton-wf*

5

**type\_abbrev** eiid\_state : eiid set

(next\_eiid : eiid\_state → (eiid#eiid\_state)set)  $eiids = \{(eiid, eiids \cup \{eiid\}) \mid eiid \mid \neg(eiid \in eiids)\}$

(initial\_eiid\_state : eiid\_state) = {}

**type\_abbrev** program\_word8 : (address → word8 option)

**type\_abbrev** run\_skeleton : (proc → (program\_order\_index → address option))

(run\_skeleton\_wf : address set → run\_skeleton → bool)  $addrs rs =$   
 $(\forall p i i'. ((\neg((rs p i') = \text{NONE})) \wedge (i < i')) \implies (\neg((rs p i) = \text{NONE}))) \wedge$   
 $(\forall p i a. (rs p i = \text{SOME } a) \implies a \in addrs) \wedge$   
**finite**{ $p \mid \exists i. rs p i = \text{SOME } a$ }

# **Part III**

## **ppc\_arm\_axiomatic\_model**

*reg-or-mem-location*

7

```
loc e =  
case e.action of  
  ACCESS d l v → SOME l  
  ∥ _ → NONE
```

```
value_of e =  
case e.action of  
  ACCESS d l v → SOME v  
  ∥ _ → NONE
```

proc *e* = *e.iid*.proc

```
mem_load e =  
case e.action of  
  ACCESS R(LOCATION_MEM a)v → T  
  ∥ _ → F
```

```
mem_store e =  
case e.action of  
  ACCESS W(LOCATION_MEM a)v → T  
  ∥ _ → F
```

```
mem_access e =  
case e.action of  
  ACCESS d(LOCATION_MEM a)v → T  
  ∥ _ → F
```

```
reg_load e =  
case e.action of  
  ACCESS R(LOCATION_REG p r)v → T  
  ∥ _ → F
```

```
reg_store e =  
case e.action of  
  ACCESS W(LOCATION_REG p r)v → T  
  ∥ _ → F
```

```
reg_access e =  
case e.action of  
  ACCESS d(LOCATION_REG p r)v → T  
  ∥ _ → F
```

```
reg_or_mem_location  $l =$ 
case  $l$  of
  (LOCATION_REG  $p\ r$ )  $\rightarrow \mathbf{T}$ 
   $\parallel$  (LOCATION_MEM  $a$ )  $\rightarrow \mathbf{T}$ 
   $\parallel$  (LOCATION_RES  $p$ )  $\rightarrow \mathbf{F}$ 
   $\parallel$  (LOCATION_RES_ADDR  $p$ )  $\rightarrow \mathbf{F}$ 
```

```
reg_or_mem_or_resaddr  $l =$ 
case  $l$  of
  (LOCATION_REG  $p\ r$ )  $\rightarrow \mathbf{T}$ 
   $\parallel$  (LOCATION_MEM  $a$ )  $\rightarrow \mathbf{T}$ 
   $\parallel$  (LOCATION_RES  $p$ )  $\rightarrow \mathbf{F}$ 
   $\parallel$  (LOCATION_RES_ADDR  $p$ )  $\rightarrow \mathbf{T}$ 
```

```
store  $e =$ 
case  $e.action$  of
  ACCESS W  $l\ v$   $\rightarrow \mathbf{T}$ 
   $\parallel$   $_$   $\rightarrow \mathbf{F}$ 
```

```
load  $e =$ 
case  $e.action$  of
  ACCESS R  $l\ v$   $\rightarrow \mathbf{T}$ 
   $\parallel$   $_$   $\rightarrow \mathbf{F}$ 
```

```
is_barrier  $e =$ 
case  $e.action$  of
  BARRIER  $bar$   $\rightarrow \mathbf{T}$ 
   $\parallel$   $_$   $\rightarrow \mathbf{F}$ 
```

```
is_sync  $e =$ 
case  $e.action$  of
  BARRIER SYNC  $\rightarrow \mathbf{T}$ 
   $\parallel$   $_$   $\rightarrow \mathbf{F}$ 
```

procs  $E = \{\text{proc } e \mid e \in E.events\}$

iiids  $E = \{e.iid \mid e \in E.events\}$

writes  $E = \{e \mid e \in E.events \wedge \exists l\ v. e.action = \text{ACCESS W } l\ v\}$

reads  $E = \{e \mid e \in E.events \wedge \exists l\ v. e.action = \text{ACCESS R } l\ v\}$

$\text{po } E = \{(e_1, e_2) \mid (e_1.\text{iid}.\text{proc} = e_2.\text{iid}.\text{proc}) \wedge e_1.\text{iid}.\text{poi} \leq e_2.\text{iid}.\text{poi} \wedge e_1 \in E.\text{events} \wedge e_2 \in E.\text{events}\}$

$\text{po\_strict } E = \{(e_1, e_2) \mid (e_1.\text{iid}.\text{proc} = e_2.\text{iid}.\text{proc}) \wedge e_1.\text{iid}.\text{poi} < e_2.\text{iid}.\text{poi} \wedge e_1 \in E.\text{events} \wedge e_2 \in E.\text{events}\}$

$\text{intra\_causality } E = E.\text{intra\_causality\_data} \cup E.\text{intra\_causality\_control}$

$\text{po\_iico\_both } E = \text{po\_strict } E \cup E.\text{intra\_causality\_data} \cup E.\text{intra\_causality\_control}$

$\text{po\_iico\_data } E = \text{po\_strict } E \cup E.\text{intra\_causality\_data}$

$\text{well\_formed\_event\_structure } E = (\forall e_1 e_2 \in (E.\text{events}).(e_1.\text{eiid} = e_2.\text{eiid}) \wedge (e_1.\text{iid} = e_2.\text{iid}) \implies (e_1 = e_2)) \wedge (DOM(\text{intra\_causality } E)) \subseteq E.\text{events} \wedge (\text{range}(\text{intra\_causality } E)) \subseteq E.\text{events} \wedge \text{acyclic}(\text{intra\_causality } E) \wedge (\forall (e_1, e_2) \in (\text{intra\_causality } E).(e_1.\text{iid} = e_2.\text{iid})) \wedge (\forall (e_1 \in \text{writes } E)e_2. \neg(e_1 = e_2) \wedge (e_2 \in \text{writes } E \vee e_2 \in \text{reads } E) \wedge (e_1.\text{iid} = e_2.\text{iid}) \wedge (\text{loc } e_1 = \text{loc } e_2) \wedge (\exists p r. \text{loc } e_1 = \text{SOME } (\text{LOCATION\_REG } p r)) \implies (e_1, e_2) \in (\text{intra\_causality } E)^+ \vee (e_2, e_1) \in (\text{intra\_causality } E)^+) \wedge \text{PER } E.\text{events } E.\text{atomicity} \wedge (\forall es \in (E.\text{atomicity}).\forall e_1 e_2 \in es.(e_1.\text{iid} = e_2.\text{iid}))$

$\text{local\_register\_data\_dependency } E p = \{(e_1, e_2) \mid (e_1, e_2) \in \text{po\_iico\_data } E \wedge (\text{proc } e_1 = p) \wedge (\text{proc } e_2 = p) \wedge (\exists r v_1 v_2. (e_1.\text{action} = \text{ACCESS W}(\text{LOCATION\_REG } p r)v_1) \wedge (e_2.\text{action} = \text{ACCESS R}(\text{LOCATION\_REG } p r)v_2) \wedge (\neg(\exists e_3 v_3. (e_1, e_3) \in \text{po\_iico\_data } E \wedge (e_3, e_2) \in \text{po\_iico\_data } E \wedge (e_3.\text{action} = \text{ACCESS W}(\text{LOCATION\_REG } p r)v_3))))\}$

address\_or\_data\_dependency\_load\_load  $E p = \{(e_1, e_2) \mid (\text{mem\_load } e_1 \wedge \text{mem\_load } e_2 \wedge (e_1, e_2) \in \text{po } E \wedge (\text{proc } e_1 = p) \wedge (\text{proc } e_2 = p) \wedge (e_1, e_2) \in ((E.\text{intra\_causality\_data} \cup \text{local\_register\_data\_dependency } E p)^+))\}$

address\_or\_data\_or\_control\_dependency\_load\_store  $E p = \{(e_1, e_2) \mid (\text{mem\_load } e_1 \wedge \text{mem\_store } e_2 \wedge (e_1, e_2) \in \text{po } E \wedge (\text{proc } e_1 = p) \wedge (\text{proc } e_2 = p) \wedge (e_1, e_2) \in ((E.\text{intra\_causality\_data} \cup E.\text{intra\_causality\_control} \cup \text{local\_register\_data\_dependency } E p)^+))\}$

preserved\_program\_order\_mem\_loc  $E p = \{(e_1, e_2) \mid (e_1, e_2) \in \text{po\_iico\_data } E \wedge (\text{proc } e_1 = p) \wedge (\text{proc } e_2 = p) \wedge (\text{loc } e_1 = \text{loc } e_2) \wedge \text{mem\_access } e_1 \wedge \text{mem\_access } e_2\}$

preserved\_program\_order  $E p = \{(e_1, e_2) \mid (e_1, e_2) \in E.\text{intra\_causality\_data} \wedge (\text{proc } e_1 = p) \wedge (\text{proc } e_2 = p)\} \cup \{(e_1, e_2) \mid (e_1, e_2) \in E.\text{intra\_causality\_control} \wedge (\text{proc } e_1 = p) \wedge (\text{proc } e_2 = p)\} \cup \text{address\_or\_data\_dependency\_load\_load } E p \cup \text{address\_or\_data\_or\_control\_dependency\_load\_store } E p \cup \text{preserved\_program\_order\_mem\_loc } E p$

preserved\_coherence\_order  $E p = \{(e_1, e_2) \mid (e_1, e_2) \in \text{po\_iico\_data } E \wedge (\text{proc } e_1 = p) \wedge (\text{proc } e_2 = p) \wedge (\text{loc } e_1 = \text{loc } e_2) \wedge (\text{mem\_store } e_1 \wedge \text{mem\_store } e_2)\}$

viewed\_events  $E p = \{e \mid e \in E.\text{events} \wedge ((\text{proc } e = p) \vee \text{mem\_store } e)\}$

view\_orders\_well\_formed  $E vo = \forall p \in (\text{procs } E). \text{strict\_linear\_order}(vo p)(\text{viewed\_events } E p)$

get\_mem\_l\_stores  $E l = \{e \mid e \in E.\text{events} \wedge \text{mem\_store } e \wedge (\text{loc } e = \text{SOME } l)\}$

```

write_serialization_candidates  $E$  cand =
 $(\forall (e_1, e_2) \in \text{cand}.$ 
 $\exists l. e_1 \in (\text{get\_mem\_l\_stores } E l) \wedge$ 
 $e_2 \in (\text{get\_mem\_l\_stores } E l)) \wedge$ 
 $(\forall l. \text{strict\_linear\_order}(\text{cand}|_{(\text{get\_mem\_l\_stores } E l)})$ 
 $(\text{get\_mem\_l\_stores } E l))$ 

```

```

state_updates  $E$  vo  $e$  =
 $\{ew \mid ew \in (\text{writes } E) \wedge (ew, e) \in \text{vo(proc } e) \wedge$ 
 $(\text{loc } ew = \text{loc } e)\}$ 

```

```

read_most_recent_value  $E$  initial_state vo =
 $\forall e \in (E.\text{events}). \forall v.$ 
 $((e.\text{action} = \text{ACCESS R } l v) \wedge \text{reg\_or\_mem\_or\_resaddr } l)$ 
 $\implies$ 
 $(\text{if (state\_updates } E \text{ vo } e) = \{\} \text{ then}$ 
 $(\text{SOME } v = \text{initial\_state } l)$ 
 $\text{else}$ 
 $((\text{SOME } v) \in \{\text{value\_of } ew \mid$ 
 $ew \in \text{maximal\_elements(state\_updates } E \text{ vo } e)$ 
 $(\text{vo(proc } e))\})$ )

```

$\text{FIX } f x = \text{biginter}\{X \mid (f X \cup x) \subseteq X\}$

```

check_sync_power_2_05  $E$  vos =
 $\forall es \in (E.\text{events}).(es.\text{action} = \text{BARRIER SYNC}) \implies$ 
 $\text{let group\_A} = \{e \mid ((e, es) \in \text{po } E \vee (e, es) \in \text{vos(proc } es)) \wedge \text{mem\_access } e\} \text{ in}$ 
 $\text{let group\_B\_base} = \{e \mid (es, e) \in \text{po } E \wedge \text{mem\_access } e\} \text{ in}$ 
 $\text{let group\_B\_ind } B_0 =$ 
 $\{e \mid \text{mem\_access } e \wedge$ 
 $(\neg(\text{proc } e = \text{proc } es)) \wedge$ 
 $\exists er. \text{mem\_load } er \wedge (er, e) \in \text{vos(proc } er) \wedge (\text{proc } er = \text{proc } e) \wedge$ 
 $\exists ew. \text{mem\_store } ew \wedge ew \in B_0 \wedge (ew, er) \in \text{vos(proc } er) \wedge (\text{loc } er = \text{loc } ew) \wedge$ 
 $(\neg(\exists ew'. (ew, ew') \in \text{vos(proc } er) \wedge (ew', er) \in \text{vos(proc } er) \wedge$ 
 $(\text{loc } ew' = \text{loc } er) \wedge \text{mem\_store } ew'))\} \text{ in}$ 
 $\text{let group\_B} = \text{FIX group\_B\_ind group\_B\_base} \text{ in}$ 
 $\forall p \in (\text{procs } E). \forall ea \in \text{group\_A}. \forall eb \in \text{group\_B}. (ea \in \text{viewed\_events } E p \wedge eb \in \text{viewed\_events } E p) \implies$ 
 $\text{if } (p = es.\text{iid}. \text{proc}) \text{ then } ((ea, es) \in \text{vos } p \wedge (es, eb) \in \text{vos } p) \text{ else } (ea, eb) \in \text{vos } p$ 

```

```

check_dmb_arm  $E$  vos =
 $\forall es \in (E.\text{events}).(es.\text{action} = \text{BARRIER SYNC}) \implies$ 
 $\text{let group\_A\_base} = \{e \mid ((e, es) \in \text{vos(proc } es)) \wedge \text{mem\_access } e\} \text{ in}$ 
 $\text{let group\_A\_ind } A_0 = \{er \mid \text{mem\_load } er \wedge$ 
 $\exists e \in A_0. (er, e) \in \text{vos(proc } e)\} \text{ in}$ 
 $\text{let group\_B\_base} = \{e \mid (es, e) \in \text{po } E \wedge \text{mem\_access } e\} \text{ in}$ 
 $\text{let group\_B\_ind } B_0 = \{e \mid \text{mem\_access } e \wedge$ 

```

```

 $\exists ew. \text{mem\_store } ew \wedge ew \in B_0 \wedge (ew, e) \in \text{vos}(\text{proc } e)\} \text{ in}$ 
let group_A = FIX group_A.ind group_A.base in
let group_B = FIX group_B.ind group_B.base in
 $\forall p \in (\text{procs } E). \forall ea \in \text{group\_A}. \forall eb \in \text{group\_B}. (ea \in \text{viewed\_events } E p \wedge eb \in \text{viewed\_events } E p) \implies$ 
if ( $p = es.iid.$  proc) then (( $ea, es \in \text{vos } p \wedge (es, eb) \in \text{vos } p$ ) else ( $ea, eb \in \text{vos } p$ ))

same_granule  $E a a' =$ 
let  $f x = x / (1w \ll E.\text{granule\_size\_exponent})$  in ( $f a = f a'$ )

location_res_value  $E vo e =$ 
let prior_reservations = { $ew \mid ew \in (\text{writes } E) \wedge$ 
 $(ew, e) \in vo(\text{proc } e) \wedge$ 
 $(\text{loc } ew = \text{SOME } (\text{LOCATION\_RES\_ADDR}(\text{proc } e)))$ } in
if (prior_reservations = {}) then 0w else
  let reservation = maximal_elements
    prior_reservations(vo(proc e)) in
  let intervening_writes = { $ew \mid$ 
     $\exists ew' \in \text{reservation}. \exists a' \exists a v.$ 
     $(ew.\text{action} = \text{ACCESS W}(\text{LOCATION\_MEM } a)v) \wedge$ 
     $(ew', ew) \in vo(\text{proc } e) \wedge (ew, e) \in vo(\text{proc } e) \wedge$ 
     $(\text{value\_of } ew' = \text{SOME } a') \wedge$ 
    same_granule  $E a a'$ } in
  if intervening_writes = {} then 0w else 1w

read_location_res_value  $E initial\_state vo =$ 
 $\forall e \in (E.\text{events}). \forall p v.$ 
 $(e.\text{action} = \text{ACCESS R}(\text{LOCATION\_RES } p)v) \implies$ 
 $(v = \text{location\_res\_value } E vo e)$ 

check_atomicity  $E vo =$ 
 $\forall p \in (\text{procs } E). \forall es \in (E.\text{atomicity}).$ 
 $\forall e_1 e_2 \in es. (e_1, e_2) \in (vo p) \implies$ 
 $\forall e. (e_1, e) \in (vo p) \wedge (e, e_2) \in (vo p) \implies e \in es$ 

valid_execution  $E X =$ 
  view_orders_well_formed  $E X.vo \wedge$ 
  read_most_recent_value  $E X.initial\_state X.vo \wedge$ 
 $X.\text{write\_serialization} \in \text{write\_serialization\_candidates } E \wedge$ 
 $(\forall p \in (\text{procs } E).$ 
    preserved_coherence_order  $E p \subseteq X.\text{write\_serialization} \wedge$ 
     $X.\text{write\_serialization} \subseteq X.vo p \wedge$ 
    preserved_program_order  $E p \subseteq X.vo p \wedge$ 
    (*no intervening writes in local register data dependency*)
    local_register_data_dependency  $E p \subseteq X.vo p \wedge$ 
     $(\forall (e_1, e_2) \in (\text{local\_register\_data\_dependency } E p).$ 
       $\neg(\exists e_3. (e_1, e_3) \in X.vo p \wedge (e_3, e_2) \in X.vo p \wedge$ 

```

```

(loc e3 = loc e1) ∧ store e3))) ∧
(*no intervening writes before a reg read from initial state*)
(∀e ∈ (E.events).(reg_load e ∧
(¬(∃e0.(e0, e) ∈ po_iico_both E ∧ reg_store e0 ∧
(loc e0 = loc e)))))) ⇒
(¬(∃e0.(e0, e) ∈ X.vo(proc e) ∧ reg_store e0 ∧
(loc e0 = loc e)))))) ∧
(*no intervening writes after a reg write to the final state*)
(∀e ∈ (E.events).(reg_store e ∧
(¬(∃e1.(e, e1) ∈ po_iico_both E ∧ reg_store e1 ∧
(loc e1 = loc e)))))) ⇒
(¬(∃e1.(e, e1) ∈ X.vo(proc e) ∧ reg_store e1 ∧
(loc e1 = loc e)))))) ∧
(case E.arch of
  POWER205 → check_sync_power_2_05 E X.vo
  || ARMv7 → check_dmb_arm E X.vo) ∧
read_location_res_value E X.initial_state X.vo ∧
check_atomicity E X.vo

```

# **Part IV**

## **arm\_coretypes**

**type\_abbrev** Aimm : word32

**ARMreg** =  
 R0 | R1 | R2 | R3 | R4 | R5 | R6 | R7 |  
 R8 | R9 | R10 | R11 | R12 | R13 | R14 | R15 |  
 R8\_FIQ | R9\_FIQ | R10\_FIQ | R11\_FIQ | R12\_FIQ | R13\_FIQ | R14\_FIQ |  
 R13\_IRQ | R14\_IRQ |  
 R13\_SVC | R14\_SVC |  
 R13\_ABST | R14\_ABST |  
 R13\_UND | R14\_UND

**ARMpsr** =  
 CPSR | SPSR\_FIQ | SPSR\_IRQ | SPSR\_SVC | SPSR\_ABST | SPSR\_UND

**ARMmode** = USR | FIQ | IRQ | SVC | ABT | UND | SYS

**ARMstatus** =  
 $\langle \{ N : \text{bool}; Z : \text{bool}; C : \text{bool}; V : \text{bool};$   
 $Q : \text{bool}; IT : \text{word8}; J : \text{bool}; \text{Reserved} : \text{word4}; GE : \text{word4};$   
 $E : \text{bool}; A : \text{bool};$   
 $I : \text{bool}; F : \text{bool}; T : \text{bool}; M : \text{word5} \rangle$

**ARMsctlr** =  
 $\langle \{ TE : \text{bool}; AFE : \text{bool}; TRE : \text{bool}; NMFI : \text{bool}; EE : \text{bool};$   
 $VE : \text{bool}; U : \text{bool}; FI : \text{bool}; HA : \text{bool}; RR : \text{bool};$   
 $V : \text{bool}; I : \text{bool}; Z : \text{bool}; SW : \text{bool}; B : \text{bool};$   
 $C : \text{bool}; A : \text{bool}; M : \text{bool} \rangle$

**ARMcp\_registers** =  $\langle \{ SCTRLR : \text{ARMsctlr} \} \rangle$

**ARMcondition** =  
 EQ | CS | MI | VS | HI | GE | GT | AL |  
 NE | CC | PL | VC | LS | LT | LE | NV

**ARMexception** =  
 EXCEPTION\_RESET |  
 EXCEPTION\_UNDEFINED |  
 EXCEPTION\_SUPERVISOR |  
 EXCEPTION\_PREFETCH\_ABORT |  
 EXCEPTION\_DATA\_ABORT |  
 EXCEPTION\_ADDRESS |  
 EXCEPTION\_INTERRUPT |  
 EXCEPTION\_FAST

```
ARMversion =
ARMv4 | ARMv4T |
ARMv5T | ARMv5TE |
ARMv6 | ARMv6K | ARMv6T2 |
ARMv7_A | ARMv7_R | ARMv7_M
```

```
ARMextensions =
EXTENSION_THUMBEE | EXTENSION_VFP | EXTENSION_ADVANCEDSIMD |
EXTENSION_SECURITY | EXTENSION_JAZELLE | EXTENSION_MULTIPROCESSING
```

```
ARMinfo =
⟨ version : ARMversion;
  extensions : ARMextensions set ⟩
```

```
InstrSet =
INSTRSET_ARM | INSTRSET_THUMB | INSTRSET_JAZELLE | INSTRSET_THUMBEE
```

```
MemType =
MEMTYPE_NORMAL | MEMTYPE_DEVICE | MEMTYPE_STRINGLYORDERED
```

```
MemoryAttributes =
⟨ type : MemType;
  innerattrs : word2;
  outerattrs : word2;
  shareable : bool;
  outershareable : bool ⟩
```

```
FullAddress =
⟨ physicaladdress : word32;
  physicaladdressext : word8;
  NS : bool(* F = Secure; T = Non-secure *) ⟩
```

```
AddressDescriptor =
⟨ memattrs : MemoryAttributes;
  paddress : FullAddress ⟩
```

```
type_abbrev ExclusiveMonitor : FullAddress#iid#num → bool
```

```
ExclusiveMonitors =
⟨ TranslateAddress :
  word32#bool#bool → AddressDescriptor;
  (* TranslateAddress(VA,ispriv,iswrite) converts a virtual address to an address descriptor. Implementation depends on the memory architecture. *)
  MarkExclusiveGlobal :
```

```
(FullAddress#iid#num) → ExclusiveMonitor → ExclusiveMonitor;
MarkExclusiveLocal :
(FullAddress#iid#num) → ExclusiveMonitor → ExclusiveMonitor;
ClearExclusiveLocal : iid → ExclusiveMonitor#ExclusiveMonitor →
ExclusiveMonitor#ExclusiveMonitor;
IsExclusiveLocal : ExclusiveMonitor;
IsExclusiveGlobal : ExclusiveMonitor} }
```

```
MBReqDomain =
MBREQDOMAIN_FULLSYSTEM |
MBREQDOMAIN_OUTERSHAREABLE |
MBREQDOMAIN_INNERSHAREABLE |
MBREQDOMAIN_NONSHAREABLE
```

```
MBReqTypes = MBREQTYPES_ALL | MBREQTYPES_WRITES
```

```
word5_to_mode(m : word5) =
case m of
  16w → SOME USR
  || 17w → SOME FIQ
  || 18w → SOME IRQ
  || 19w → SOME SVC
  || 23w → SOME ABT
  || 27w → SOME UND
  || 31w → SOME SYS
  || _ → NONE
```

```
align(w : 'a word, n : num) : 'a word =
n2w(n * (w2n w div n))
```

```
decode_psr(psr : word32) =
⟨ N := psr[31];
  Z := psr[30];
  C := psr[29];
  V := psr[28];
  Q := psr[27];
  IT := ((15 >< 10)psr : word6)@@((26 >< 25)psr : word2);
  J := psr[24];
  Reserved := (23 >< 20)psr;
  GE := (19 >< 16)psr;
  E := psr[9];
  A := psr[8];
  I := psr[7];
  F := psr[6];
  T := psr[5];
  M := (4 >< 0)psr⟩
```

```

encode_psr(psr : ARMstatus) : word32 =
word_modify( $\lambda x\ b.$ 
if  $x < 5$  then psr.M[ $x$ ] else
if  $x = 5$  then psr.T else
if  $x = 6$  then psr.F else
if  $x = 7$  then psr.I else
if  $x = 8$  then psr.A else
if  $x = 9$  then psr.E else
if  $x < 16$  then psr.IT[( $x - 8$ )] else
if  $x < 20$  then psr.GE[( $x - 16$ )] else
if  $x < 24$  then psr.Reserved[( $x - 20$ )] else
if  $x = 24$  then psr.J else
if  $x < 27$  then psr.IT[( $x - 25$ )] else
if  $x = 27$  then psr.Q else
if  $x = 28$  then psr.V else
if  $x = 29$  then psr.C else
if  $x = 30$  then psr.Z else
(* x = 31 *)psr.N)0w

```

```

(version_number ARMv4 = 4)  $\wedge$ 
(version_number ARMv4T = 4)  $\wedge$ 
(version_number ARMv5T = 5)  $\wedge$ 
(version_number ARMv5TE = 5)  $\wedge$ 
(version_number ARMv6 = 6)  $\wedge$ 
(version_number ARMv6K = 6)  $\wedge$ 
(version_number ARMv6T2 = 6)  $\wedge$ 
(version_number ARMv7_A = 7)  $\wedge$ 
(version_number ARMv7_R = 7)  $\wedge$ 
(version_number ARMv7_M = 7)

```

# Part V

## arm\_types

**arm-reg** = REG32 | REGPSR

## **Part VI**

### **arm\_ast**

```

addressing_mode1 =
MODE1_IMMEDIATE of word4 word8
| MODE1_SHIFT_IMMEDIATE of word5 word2 word4
| MODE1_SHIFT_REGISTER of word4 word2 word4

addressing_mode2 =
MODE2_IMMEDIATE of word12
| MODE2_SHIFT_IMMEDIATE of word5 word2 word4

addressing_mode3 =
MODE3_IMMEDIATE of word8
| MODE3_REGISTER of word4

ARMinstruction =
UNPREDICTABLE
| UNDEFINED
| BRANCH of bool word24
| BRANCH_EXCHANGE of word4
| BRANCH_LINK_EXCHANGE1 of bool word24
| BRANCH_LINK_EXCHANGE2 of word4
| COUNT_LEADING_ZEROES of word4 word4
| BREAKPOINT of word16
| SUPERVISOR_CALL of word24
| MULTIPLY of bool bool word4 word4 word4 word4
| MULTIPLY_LONG of bool bool bool word4 word4 word4 word4
| STATUS_TO_REGISTER of bool word4
| REGISTER_TO_STATUS of bool word4 word4
| IMMEDIATE_TO_STATUS of bool word4 word4 word8
| DATA_PROCESSING of word4 bool word4 word4 addressing_mode1
| SWAP of bool word4 word4 word4
| DATA_MEMORY_BARRIER of word4
| LOAD_STORE_MULTIPLE of bool bool bool bool bool word4 word16
| LOAD_EXCLUSIVE of word4 word4 word8
| STORE_EXCLUSIVE of word4 word4 word4 word8
| LOAD_STORE of bool bool bool bool bool word4 word4
| | addressing_mode2
| | LOAD_STORE_HALFWORD of bool bool bool bool word4 word4 bool
| | | addressing_mode3
| | LOAD_STORE_TWO_WORDS of bool bool bool word4 word4 bool
| | | addressing_mode3
| | CP_LOAD_STORE of bool bool bool bool bool word4 word4
| | | word4 word8
| | CP_LOAD_STORE2 of bool bool bool bool bool word4 word4
| | | word4 word8
| | CP_DATA_PROCESSING of word4 word4 word4 word4 word3 word4
| | CP_DATA_PROCESSING2 of word4 word4 word4 word4 word3 word4
| | CP_TRANSFER of word3 bool word4 word4 word4 word3 word4
| | CP_TRANSFER2 of word3 bool word4 word4 word4 word3 word4

```

```
| DSP_ADD_SUBTRACT of word2 word4 word4 word4  
| DSP_MULTIPLY of word4 word4 word4 bool word4
```

# **Part VII**

## **arm\_opsem**

user\_or\_system\_mode  $m = (\text{m} = \text{USR}) \vee (\text{m} = \text{SYS})$

```
word4_mode_to_reg( $w : \text{word4}$ ,  $m$ ) =
num2ARMreg(let  $n = \text{w2n } w$  in
(if ( $n = 15$ )  $\vee$  user_or_system_mode  $m$   $\vee$ 
( $m = \text{FIQ}$ )  $\wedge$   $n < 8$   $\vee$ 
 $\neg(m = \text{FIQ}) \wedge n < 13$ 
then
 $n$ 
else case  $m$  of
  FIQ  $\rightarrow$   $n + 8$ 
  || IRQ  $\rightarrow$   $n + 10$ 
  || SVC  $\rightarrow$   $n + 12$ 
  || ABT  $\rightarrow$   $n + 14$ 
  || UND  $\rightarrow$   $n + 16$ 
  || _  $\rightarrow$  ARB))
```

read\_regm  $ii\ x = \text{read\_reg } ii(\text{word4\_mode\_to\_reg } x)$

write\_regm  $ii\ x = \text{write\_reg } ii(\text{word4\_mode\_to\_reg } x)$

```
mode_to_psr mode =
case mode of
  USR  $\rightarrow$  CPSR
  || FIQ  $\rightarrow$  SPSR_FIQ
  || IRQ  $\rightarrow$  SPSR_IRQ
  || SVC  $\rightarrow$  SPSR_SVC
  || ABT  $\rightarrow$  SPSR_ABT
  || UND  $\rightarrow$  SPSR_UND
  || SYS  $\rightarrow$  CPSR
```

```
exception_to_mode type =
case type of
  EXCEPTION_RESET  $\rightarrow$  SVC
  || EXCEPTION_UNDEFINED  $\rightarrow$  UND
  || EXCEPTION_SUPERVISOR  $\rightarrow$  SVC
  || EXCEPTION_ADDRESS  $\rightarrow$  SVC
  || EXCEPTION_PREFETCH_ABORT  $\rightarrow$  ABT
  || EXCEPTION_DATA_ABORT  $\rightarrow$  ABT
  || EXCEPTION_INTERRUPT  $\rightarrow$  IRQ
  || EXCEPTION_FAST  $\rightarrow$  FIQ
```

```
mode_to_word5 mode : word5 =
case mode of
  USR  $\rightarrow$   $16w$ 
  || FIQ  $\rightarrow$   $17w$ 
```

```

|| IRQ → 18w
|| SVC → 19w
|| ABT → 23w
|| UND → 27w
|| SYS → 31w

```

```

exception_to_address high-vectors type : word32 =
(if high-vectors then 0xFFFF0000w else 0w) +
n2w(4 * ARMexception2num type)

```

*condition-passed(N, Z, C, V) cond =*

```

case cond of
  EQ → Z
  || NE → ¬Z
  || CS → C
  || CC → ¬C
  || MI → N
  || PL → ¬N
  || VS → V
  || VC → ¬V
  || HI → C ∧ ¬Z
  || LS → ¬C ∨ Z
  || GE → N = V
  || LT → ¬(N = V)
  || GT → ¬Z ∧ (N = V)
  || LE → Z ∨ ¬(N = V)
  || AL → T
  || NV → F

```

```

inc_pc ii = read_reg ii r15 >>= (λx. write_reg ii r15(x + 4w))

```

```

branch_write_pc ii(addr : word32) =
(read_version ii!! read_instr_set ii) >>=
(λ(version, iset).
  if iset = INSTRSET_ARM then
    if version < 6 ∧ ((1 >< 0)addr = 0w : word2)
      then
        failureT
      else
        write_reg ii r15((31 ≠ 2)addr)
    else
      write_reg ii r15((31 ≠ 1)addr))

```

```

LSL(m : word32)(n : word8)c =
if n = 0w then (c, m) else
  (n <= +32w ∧ m[(32 - w2n n)], m ≪ w2n n)

```

```
LSR( $m : \text{word32}$ ) $(n : \text{word8})c =$ 
if  $n = 0w$  then LSL  $m 0w c$  else
 $(n \leq +32w \wedge m[(\mathbf{w2n} n - 1)]), m >>> \mathbf{w2n} n)$ 
```

```
ASR( $m : \text{word32}$ ) $(n : \text{word8})c =$ 
if  $n = 0w$  then LSL  $m 0w c$  else
 $(m[(\min 31(\mathbf{w2n} n - 1))], m \gg \mathbf{w2n} n)$ 
```

```
ROR( $m : \text{word32}$ ) $(n : \text{word8})c =$ 
if  $n = 0w$  then LSL  $m 0w c$  else
 $(m[(\mathbf{w2n}((w2w n) : \text{word5}) - 1)], m \# >> \mathbf{w2n} n)$ 
```

```
immediate  $ii(rot : \text{word4})(imm : \text{word8}) =$ 
(inc_pc  $ii!! \text{read\_flags } ii$ )  $>>=$ 
 $(\lambda(\text{unit}, (n, z, c, v)). \text{constT}(\text{ROR}(w2w imm)(2w * w2w rot)c))$ 
```

```
shift_immediate  $ii(shift : \text{word5})(sh : \text{word2})rm =$ 
(\text{read\_flags }  $ii!! \text{read\_mode } ii$ )  $>>=$ 
 $(\lambda((n, z, c, v), m).$ 
  read_regm  $ii(rm, m) >>=$ 
   $(\lambda rm. \text{inc\_pc } ii >> -$ 
    constT
    case  $sh$  of
       $0w \rightarrow \text{LSL } rm(w2w shift)c$ 
       $\parallel 1w \rightarrow \text{LSR } rm(\text{if } shift = 0w \text{ then } 32w \text{ else } w2w shift)c$ 
       $\parallel 2w \rightarrow \text{ASR } rm(\text{if } shift = 0w \text{ then } 32w \text{ else } w2w shift)c$ 
       $\parallel - \rightarrow \text{if } shift = 0w \text{ then}$ 
        word_rrx( $c, rm$ )
      else
        ROR  $rm(w2w shift)c))$ 
```

```
shift_register  $ii rs(sh : \text{word2})rm =$ 
(\text{read\_flags }  $ii!! \text{read\_mode } ii$ )  $>>=$ 
 $(\lambda((n, z, c, v), m).$ 
  read_regm  $ii(rs, m) >>=$ 
   $(\lambda rs. \text{inc\_pc } ii >> -$ 
    read_regm  $ii(rm, m) >>=$ 
     $(\lambda rm. \text{constT}$ 
      case  $sh$  of
         $0w \rightarrow \text{LSL } rm(w2w rs)c$ 
         $\parallel 1w \rightarrow \text{LSR } rm(w2w rs)c$ 
         $\parallel 2w \rightarrow \text{ASR } rm(w2w rs)c$ 
         $\parallel - \rightarrow \text{ROR } rm(w2w rs)c)))$ 
```

```

(addr_mode1 ii(MODE1_IMMEDIATE rot imm) =
immediate ii rot imm) ∧
(addr_mode1 ii(MODE1_SHIFT_IMMEDIATE shift sh rm) =
shift_immediate ii shift sh rm) ∧
(addr_mode1 ii(MODE1_SHIFT_REGISTER rs sh rm) =
shift_register ii rs sh rm)

(addr_mode2 ii u w rn(MODE2_IMMEDIATE offset) =
read_mode ii >>=
(λm.
  read_regm ii(rn, m) >>=
  (λrn. inc_pc ii >>-
    let address = if u then rn + w2w offset else rn - w2w offset in
    constT(if w then address else rn, address)))) ∧
(addr_mode2 ii u w rn(MODE2_SHIFT_IMMEDIATE shift sh rm) =
read_mode ii >>=
(λm.
  read_regm ii(rn, m) >>=
  (λrn. shift_immediate ii shift sh rm >>=
    (λ(c_shift, offset).
      let address = if u then rn + offset else rn - offset in
      constT(if w then address else rn, address)))))


```

```

ALU_arith op(rn : word32)(op2 : word32) =
let sign = word_msb rn
and (q, r) = DIVMOD_2EXP 32(op(w2n rn)(w2n op2)) in
let res = (n2w r) : word32 in
((word_msb res, r = 0, ODD q,
  (word_msb op2 = sign) ∧ ¬(word_msb res = sign)), res)

```

```
ALU_logic(res : word32) = ((word_msb res, res = 0w, F, F), res)
```

```

ALU_multiply a rn rs rm =
let res : word32 = rm * rs + (if a then rn else 0w) in
(word_msb res, res = 0w, res)

```

```

ALU_multiply_long s a(rdh : word32)(rdlo : word32)(rs : word32)(rm : word32) =
let res : word64 =
  (if a then rdhi@@rdlo else 0w : word64) +
  (if s then sw2sw rm * sw2sw rs else w2w rm * w2w rs)
in
let reshi = (63 >< 32)res : word32
and reslo = (31 >< 0)res : word32
in
(word_msb res, res = 0w, reshi, reslo)

```

$\text{ADD } a \ b \ c = \text{ALU\_arith}(\lambda x \ y. x + y + (\text{if } c \text{ then } 1 \text{ else } 0))a \ b$

$\text{SUB } a \ b \ c = \text{ADD } a(\neg b)c$

$\text{AND } a \ b = \text{ALU\_logic}(a\&\&b)$

$\text{EOR } a \ b = \text{ALU\_logic}(a??b)$

$\text{ORR } a \ b = \text{ALU\_logic}(a!!b)$

```
ALU(opc : word4)rn op2 c =
case opc of
  0w → AND rn op2
  || 1w → EOR rn op2
  || 2w → SUB rn op2 T
  || 4w → ADD rn op2 F
  || 3w → SUB op2 rn T
  || 5w → ADD rn op2 c
  || 6w → SUB rn op2 c
  || 7w → SUB op2 rn c
  || 8w → AND rn op2
  || 9w → EOR rn op2
  || 10w → SUB rn op2 T
  || 11w → ADD rn op2 F
  || 12w → ORR rn op2
  || 13w → ALU_logic op2
  || 14w → AND rn(¬op2)
  || _ → ALU_logic(¬op2)
```

$\text{arithmetic(opcode : word4)} =$   
 $(\text{opcode}[2] \vee \text{opcode}[1]) \wedge (\neg(\text{opcode}[3]) \vee \neg(\text{opcode}[2]))$

$\text{test\_or\_compare(opcode : word4)} = ((3 - -2)\text{opcode} = 2w)$

$\text{rotate\_mem32(oareg : word2)(w : word32)} = w\# >> (8 * \mathbf{w2n} \ oareg)$

```
exception_exec ii type =
discardT
((read_reg ii R15!! read_sctlr ii!! read_psr ii CPSR) >>=
 $(\lambda(pc, sctlr, cpsr).$ 
  (let mode = exception_to_mode type in
    write_regm ii(14w, mode)(pc - 4w)!!
    branch_write_pc ii(exception_to_address sctlr.V type)!!
    write_psr ii(mode_to_psr mode)cpsr!!
```

```

write_psr ii CPSR(cpsr
  { I:=T;
    F:=((type ∈ {EXCEPTION_RESET; EXCEPTION_FAST} ∨ cpsr.F);
    A:=((type = EXCEPTION_RESET) ∨ cpsr.A); IT:=0w; J:=F;
    T:=sctlr.TE; E:=sctlr.EE;
    M:=mode_to_word5 mode)))
}

branch_exec ii(BRANCH l offset) =
read_reg ii r15 >>=
(λpc.
  let target = pc + sw2sw offset ≪ 2 in
    if ¬(word_msb target = word_msb(pc - 8w)) then
      failureT
    else
      if l then
        discardT(read_mode ii >>=
          (λm.
            write_regm ii(14w, m)(pc - 4w)!!
            branch_write_pc ii target))
      else
        branch_write_pc ii target)

data_processing_exec ii(DATA_PROCESSING opcode s rn rd op2) =
(addr_mode1 ii op2!! read_flags ii!! read_mode ii) >>=
(λ((c_shift, opnd2), (n, z, c, v), m).
  read_regm ii(rn, m) >>=
  (λrn.
    let ((n_alu, z_alu, c_alu, v_alu), res) = ALU opcode rn opnd2 c_shift in
      discardT
        (condT(¬test_or_compare opcode)
          (write_regm ii(rd, m)res)!!
        condT s
          (if (rd = 15w) ∧ ¬(test_or_compare opcode) then
            read_psr ii(mode_to_psr m) >>=
            (λspsr. write_psr ii CPSR spsr)
          else
            write_flags ii
              (if arithmetic opcode then
                (n_alu, z_alu, c_alu, v_alu)
              else
                (n_alu, z_alu, c_shift, v))))))

multiply_exec ii(MULTIPLY a s rd rn rs rm) =
if (rd = 15w) ∨ (rm = 15w) ∨ (rs = 15w) ∨ (rd = rm) then
  failureT
else
  discardT((read_flags ii!! read_mode ii) >>=
  (λ((n, z, c, v), m).

```

```

(read_regm ii(rn, m)!!
 read_regm ii(rs, m)!!
 read_regm ii(rm, m)) >>=
(λ(rn, rs, rm).
  let (n_alu, z_alu, res) = ALU_multiply a rn rs rm in
    inc_pc ii!!
    write_regm ii(rd, m)res!!
    condT s(read_version ii >>=
(λversion.
  let c_flag = if version = 4 then ARB else c in
    write_flags ii(n_alu, z_alu, c_flag, v))))))

multiply_long_exec ii(MULTIPLY_LONG u a s rdhi rdlo rs rm) =
if (rdhi = 15w) ∨ (rdlo = 15w) ∨ (rm = 15w) ∨ (rs = 15w) ∨
  (rdhi = rm) ∨ (rdlo = rm) ∨ (rdhi = rdlo) then
  failureT
else
  discardT((read_flags ii!! read_mode ii) >>=
(λ((n, z, c, v), m).
  (read_regm ii(rdhi, m)!!
   read_regm ii(rdlo, m)!!
   read_regm ii(rs, m)!!
   read_regm ii(rm, m)) >>=
(λ(rdhi', rdlo', rs, rm).
  let (n_alu, z_alu, reshi, reslo) =
    ALU_multiply_long u a rdhi' rdlo' rs rm
  in
    inc_pc ii!!
    write_regm ii(rdhi, m)reshi!!
    write_regm ii(rdlo, m)reslo!!
    condT s(read_version ii >>=
(λversion.
  let c_flag = if version = 4 then ARB else c in
    write_flags ii(n_alu, z_alu, c_flag, v))))))

load_store_exec ii(LOAD_STORE p u b w l rn rd op2) =
let wb = p ==> w in
if wb ∧ (rn = rd) then
  failureT
else
  discardT((addr_mode2 ii u w rn op2!! read_mode ii) >>=
(λ((address, wb_address), m).
  if l then
    condT wb(write_regm ii(rn, m)wb_address)!!
    (if b then
      read_mem8 ii address >>= (λd. constT(w2w d))
    else
      read_mem32 ii address >>=

```

```


$$(\lambda d. \text{constT}(\text{rotate\_mem32}(w2w \text{ address} d))) >>=
(\lambda data. \text{write\_regm } ii(rd, m) data)
\text{else}
\text{read\_regm } ii(rd, m) >>=
(\lambda rd.
\text{if } b \text{ then}
\text{write\_mem8 } ii \text{ address}(w2w rd)
\text{else}
\text{write\_mem32 } ii \text{ address } rd)!!
\text{condT } wb(\text{write\_regm } ii(rn, m) wb\_address)))$$


load_exclusive_exec  $ii(\text{LOAD\_EXCLUSIVE } rn \ rt \ imm8) =$ 
 $\text{read\_version } ii >>=$ 
 $(\lambda version.$ 
 $\text{if } version < 6 \text{ then}$ 
 $\text{exception\_exec } ii \text{ EXCEPTION\_UNDEFINED}$ 
 $\text{else}$ 
 $\text{if } (rt = 15w) \vee (rn = 15w) \text{ then}$ 
 $\text{failureT}$ 
 $\text{else}$ 
 $\text{read\_mode } ii >>=$ 
 $(\lambda m.$ 
 $\text{read\_regm } ii(rn, m) >>=$ 
 $(\lambda rn. \text{let } address = rn + w2w imm8 \text{ in}$ 
 $\text{set\_exclusive\_monitorsT } ii(address, 4) >> -$ 
 $\text{read\_mem32 } ii \text{ address} >>=$ 
 $(\lambda d. \text{write\_regm } ii(rt, m) d)))$ 

store_exclusive_exec  $ii(\text{STORE\_EXCLUSIVE } rn \ rd \ rt \ imm8) =$ 
 $\text{read\_version } ii >>=$ 
 $(\lambda version.$ 
 $\text{if } version < 6 \text{ then}$ 
 $\text{exception\_exec } ii \text{ EXCEPTION\_UNDEFINED}$ 
 $\text{else}$ 
 $\text{if } (rd = 15w) \vee (rt = 15w) \vee (rn = 15w) \vee$ 
 $(rd = rt) \vee (rd = rt)$ 
 $\text{then}$ 
 $\text{failureT}$ 
 $\text{else}$ 
 $\text{read\_mode } ii >>=$ 
 $(\lambda m.$ 
 $\text{read\_regm } ii(rn, m) >>=$ 
 $(\lambda rn. \text{let } address = rn + w2w imm8 \text{ in}$ 
 $(\text{exclusive\_monitors\_passT } ii(address, 4) >>=$ 
 $(\lambda pass.$ 
 $\text{if } pass \text{ then}$ 
 $\text{read\_regm } ii(rt, m) >>=$ 
 $(\lambda rt.$ 

```

```

discardT
  (write_mem32 ii address rt!!
   write_regm ii(rd, m)0w))
else
  write_regm ii(rd, m)1w)))))

swap_exec ii(SWAP b rn rd rm) =
if (rd = 15w)  $\vee$  (rn = 15w)  $\vee$  (rm = 15w)  $\vee$  (rn = rm)  $\vee$  (rn = rd) then
failureT
else
lockT(read_mode ii >>=
( $\lambda m.$ 
  (read_regm ii(rn, m)!! read_regm ii(rm, m)) >>=
( $\lambda (address, rm).$ 
  (if b then
    read_mem8 ii address >>= ( $\lambda d.$  constT(w2w d))
  else
    read_mem32 ii address >>=
( $\lambda d.$  constT(rotate_mem32(w2w address)d)) >>=
( $\lambda data.$  discardT
  (inc_pc ii!!
   write_mem32 ii address rm!!
   write_regm ii(rd, m)data))))))

status_to_register_exec ii(STATUS_TO_REGISTER r rd) =
read_psr ii CPSR >>=
( $\lambda cpsr.$ 
let mode = word5_to_mode cpsr.M in let m = the mode in
if (rd = 15w)  $\vee$  IS_NONE mode  $\vee$  user_or_system_mode m  $\wedge$  r then
failureT
else
(if r then
  read_psr ii(mode_to_psr m) >>= ( $\lambda spsr.$  constT(encode_psr spsr))
else
  constT(encode_psr cpsr&&
  0b11111000_11111111_00000011_11011111w)) >>=
( $\lambda psr.$  discardT(inc_pc ii!! write_regm ii(rd, m)psr)))

breakpoint_exec ii cond =
if  $\neg$ (cond = AL) then
failureT
else
read_version ii >>=
( $\lambda version.$ 
if version = 4 then
  exception_exec ii EXCEPTION_UNDEFINED
else
  exception_exec ii EXCEPTION_PREFETCH_ABORT)

```

```

data_memory_barrier_exec ii(DATA_MEMORY_BARRIER option) =
read_version ii >>=
( $\lambda version.$ 
  if version < 7 then
    exception_exec ii EXCEPTION_UNDEFINED
  else
    discardT(inc_pc ii!! dmbT ii
      (case option of
        0b0010w → (MBREQDOMAIN_OUTERSHAREABLE, MBREQTYPES_WRITES)
        || 0b0011w → (MBREQDOMAIN_OUTERSHAREABLE, MBREQTYPES_ALL)
        || 0b0110w → (MBREQDOMAIN_NONSHAREABLE, MBREQTYPES_WRITES)
        || 0b0111w → (MBREQDOMAIN_NONSHAREABLE, MBREQTYPES_ALL)
        || 0b1010w → (MBREQDOMAIN_INNERSHAREABLE, MBREQTYPES_WRITES)
        || 0b1011w → (MBREQDOMAIN_INNERSHAREABLE, MBREQTYPES_ALL)
        || 0b1110w → (MBREQDOMAIN_FULLSYSTEM, MBREQTYPES_WRITES)
        || _ → (MBREQDOMAIN_FULLSYSTEM, MBREQTYPES_ALL)))))

arm_execute ii(cond, inst) =
read_flags ii >>=
( $\lambda flags.$ 
  if condition_passed flags cond then
    case inst of
      BRANCH l offset →
        branch_exec ii inst
      || SWAP b rn rd rm →
        swap_exec ii inst
      || DATA_PROCESSING opcode s rn rd op2 →
        data_processing_exec ii inst
      || LOAD_STORE p u b w l rn rd op2_1 →
        load_store_exec ii inst
      || LOAD_EXCLUSIVE rn rt imm8 →
        load_exclusive_exec ii inst
      || STORE_EXCLUSIVE rn rd rt imm8 →
        store_exclusive_exec ii inst
      || MULTIPLY_LONG u a s rdhi rdlo rs rm →
        multiply_long_exec ii inst
      || MULTIPLY a s rd rn rs rm →
        multiply_exec ii inst
      || STATUS_TO_REGISTER r rd →
        status_to_register_exec ii inst
      || BREAKPOINT number16 →
        breakpoint_exec ii cond
      || DATA_MEMORY_BARRIER option →
        data_memory_barrier_exec ii inst
      || SUPERVISOR_CALL number24 →
        exception_exec ii EXCEPTION_SUPERVISOR
      || UNDEFINED →
        exception_exec ii EXCEPTION_UNDEFINED
      || _ →

```

```
failureT  
else  
    inc_pc ii)
```

# **Part VIII**

## **arm\_seq\_monad**

```
type_abbrev arm_state : (ARMreg → word32)#[(* - general-purpose registers *)
(ARMpsr → ARMstatus)#[(* - program-status registers *)
ARMcp_registers#[(* - co-processor registers *)
(word32 → word8 option)#[(* - unsegmented memory *)
ARMinfo#[(* - info on ISA version and extensions *)
ExclusiveMonitors(* - for synchronization & semaphores *)
```

AREAD\_REG  $x^{\wedge} \text{arm\_state} = r x$

AREAD\_PSR  $x^{\wedge} \text{arm\_state} = p x$

AREAD\_CP  $\wedge \text{arm\_state} = c$

AREAD\_MEM  $x^{\wedge} \text{arm\_state} = m x$

AREAD\_INFO  $\wedge \text{arm\_state} = v$

AREAD\_EXCL  $\wedge \text{arm\_state} = e$

AWRITE\_REG  $i x^{\wedge} \text{arm\_state} = ((i = +x)r, p, c, m, v, e) : \text{arm\_state}$

AWRITE\_PSR  $i x^{\wedge} \text{arm\_state} = (r, (i = +x)p, c, m, v, e) : \text{arm\_state}$

AWRITE\_MEM  $i x^{\wedge} \text{arm\_state} = (r, p, c, (i = +x)m, v, e) : \text{arm\_state}$

AWRITE\_EXCL  $x^{\wedge} \text{arm\_state} = (r, p, c, m, v, x) : \text{arm\_state}$

**type\_abbrev** M : arm\_state → ('a#arm\_state) option

(constT\_seq : 'a → 'a M)x = λy.SOME (x, y)

(failureT\_seq : 'a M) = λy.NONE

(bindT\_seq : 'a M → ('a → 'b M) → 'b M)s f =  
 $\lambda y.\text{case } s\ y \text{ of } \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } (z, t) \rightarrow f\ z\ t$

(seqT\_seq : 'a M → 'b M → 'b M)s f =  
bindT\_seq s(λx.f)

(parT\_seq : 'a M → 'b M → ('a#'b)M)s t =  
bindT\_seq s(λx.bindT\_seq t(λy.constT\_seq(x, y)))

$$(\text{lockT\_seq} : 'a \text{ M} \rightarrow 'a \text{ M})s = s$$

$$(\text{condT\_seq} : \text{bool} \rightarrow \text{unit M} \rightarrow \text{unit M})b\ s = \\ \text{if } b \text{ then } s \text{ else constT\_seq}()$$

$$(\text{discardT\_seq} : 'a \text{ M} \rightarrow \text{unit M})s = \\ \text{seqT\_seq } s(\text{constT\_seq}())$$

$$(\text{addT\_seq} : 'a \rightarrow 'b \text{ M} \rightarrow ('a \# 'b)\text{M})x\ s = \\ \text{bindT\_seq } s(\lambda z. \text{constT\_seq}(x, z))$$

$$(\text{write\_reg\_seq } ii\ r\ x) : \text{unit M} = \\ \lambda s. \text{SOME } (((), \text{AWRITE\_REG } r\ x\ s))$$

$$(\text{read\_reg\_seq } ii\ r) : \text{Aimm M} = \\ \lambda s. \text{SOME } (\text{let } x = \text{AREAD\_REG } r\ s \text{ in if } r = \text{R15} \text{ then } x + 8w \text{ else } x, s)$$

$$(\text{write\_psr\_seq } ii\ r\ x) : \text{unit M} = \\ \lambda s. \text{case word5\_to\_mode } x.\text{M of} \\ \text{NONE} \rightarrow \text{NONE} \\ \| \text{SOME } m \rightarrow \text{SOME } (((), \text{AWRITE\_PSR } r\ x\ s))$$

$$(\text{read\_psr\_seq } ii\ r) : \text{ARMstatus M} = \\ \lambda s. \text{SOME } (\text{AREAD\_PSR } r\ s, s)$$

$$(\text{write\_flags\_seq } ii(n, z, c, v)) : \text{unit M} = \\ \lambda s. \text{SOME } (((), \\ \text{let } cpsr = \text{AREAD\_PSR CPSR } s \text{ in } (N := n; Z := z; C := c; V := v) \\ \text{AWRITE\_PSR CPSR } cpsr\ s))$$

$$(\text{read\_flags\_seq } ii) : (\text{bool}\#\text{bool}\#\text{bool}\#\text{bool})\text{M} = \\ \lambda s. \text{SOME } (\text{let } cpsr = \text{AREAD\_PSR CPSR } s \text{ in } (cpsr.N, cpsr.Z, cpsr.C, cpsr.V), s)$$

$$(\text{read\_endian\_seq } ii) : \text{bool M} = \\ \lambda s. \text{SOME } ((\text{AREAD\_PSR CPSR } s).E, s)$$

$$(\text{read\_mode\_seq } ii) : \text{ARMmode M} = \\ \lambda s. \text{case word5\_to\_mode}(\text{AREAD\_PSR CPSR } s).\text{M of} \\ \text{NONE} \rightarrow \text{NONE} \\ \| \text{SOME } m \rightarrow \text{SOME } (m, s)$$

```

(read_instr_set_seq ii) : InstrSet M =
 $\lambda s.$ SOME (let cpsr = AREAD_PSR CPSR s in
  (case (cpsr.J, cpsr.T) of
    (F, F) → INSTRSET_ARM
    || (F, T) → INSTRSET_THUMB
    || (T, F) → INSTRSET_JAZELLE
    || (T, T) → INSTRSET_THUMBEE), s)

(read_sctlr_seq ii) : ARMsctlr M =
 $\lambda s.$ SOME ((AREAD_CP s).SCTRLR, s)

(read_info_seq ii) : ARMinfo M =
 $\lambda s.$ SOME (AREAD_INFO s, s)

(read_version_seq ii) : num M =
 $\lambda s.$ SOME (version_number(AREAD_INFO s).version, s)

(set_exclusive_monitorsT_seq ii(a : word32, size : num)) : unit M =
 $\lambda s.$ case word5_to_mode(AREAD_PSR CPSR s).M of
  NONE → NONE
  || SOME m → SOME ((),
    let monitor = AREAD_EXCL s in
    let memaddrdesc = monitor.TranslateAddress(a,  $\neg(m = \text{USR})$ , F)
    in
      AWRITE_EXCL
        (monitor
          (IsExclusiveGlobal :=
            (if memaddrdesc.memattrs.shareable then
              monitor.MarkExclusiveGlobal
              (memaddrdesc.paddress, ii, size)
              monitor.IsExclusiveGlobal
            else monitor.IsExclusiveGlobal);
            IsExclusiveLocal :=
              monitor.MarkExclusiveLocal(memaddrdesc.paddress, ii, size)
              monitor.IsExclusiveLocal))
        )
  )

(exclusive_monitors_passT_seq ii(a : word32, size : num)) : bool M =
 $\lambda s.$ case word5_to_mode(AREAD_PSR CPSR s).M of
  NONE → NONE
  || SOME m →
    let monitor = AREAD_EXCL s in
    let memaddrdesc = monitor.TranslateAddress(a,  $\neg(m = \text{USR})$ , F) in
    let local_pass = monitor.IsExclusiveLocal
      (memaddrdesc.paddress, ii, size) in
    let passed =
      if memaddrdesc.memattrs.shareable then

```

```

monitor.IsExclusiveLocal(memaddrdesc.paddress, ii, size) ∧
local_pass
else local_pass
in
SOME (passed,
if passed then
AWRITE_EXCL
(let (local, global) =
monitor.ClearExclusiveLocal ii
(monitor.IsExclusiveLocal, monitor.IsExclusiveGlobal)
in
monitor
⟨ IsExclusiveLocal := local;
IsExclusiveGlobal := global ⟩) s
else s)

(dmbT_seq : iid → MBReqDomain#MBReqTypes → unit M) ii x =
λs.SOME (((), s)

(write_mem8_seq ii a x) : unit M =
(λs.case AREAD_MEM a s of
NONE → NONE
|| SOME y → SOME (((), AWRITE_MEM a (SOME x)s))

(write_mem16_seq ii a(x : word16)) : unit M =
if a[0] then
failureT_seq
else
bindT_seq(read_endian_seq ii)
(λe.let l = word2bytes 4 x in
discardT_seq
(if e then
parT_seq(write_mem8_seq ii a(EL 1 l))
(write_mem8_seq ii(a + 1w)(EL 0 l))
else
parT_seq(write_mem8_seq ii a(EL 0 l))
(write_mem8_seq ii(a + 1w)(EL 1 l)))

(write_mem32_seq ii a(x : word32)) : unit M =
bindT_seq(read_endian_seq ii)
(λe.let aa = align(a, 4) and l = word2bytes 4 x in
discardT_seq
(if e then
parT_seq(write_mem8_seq ii aa(EL 3 l))
(parT_seq(write_mem8_seq ii(aa + 1w)(EL 2 l))
(parT_seq(write_mem8_seq ii(aa + 2w)(EL 1 l))
(write_mem8_seq ii(aa + 3w)(EL 0 l))))
```

```

else
  parT_seq(write_mem8_seq ii aa(EL 0 l))
  (parT_seq(write_mem8_seq ii(aa + 1w)(EL 1 l)))
  (parT_seq(write_mem8_seq ii(aa + 2w)(EL 2 l))
    (write_mem8_seq ii(aa + 3w)(EL 3 l)))))

(read_mem8_seq ii a) : word8 M =
(λs.case AREAD_MEM a s of NONE → NONE || SOME x → SOME (x, s))

(read_mem16_seq ii a) : word16 M =
if a[0] then
  failureT_seq
else
  bindT_seq(parT_seq(read_mem8_seq ii a)(read_mem8_seq ii(a + 1w)))
  (λ(b0, b1). constT_seq(b1@@b0))

(read_mem32_seq ii a) : word32 M =
bindT_seq
(let aa = align(a, 4) in
  parT_seq(read_mem8_seq ii aa)
  (parT_seq(read_mem8_seq ii(aa + 1w))
    (parT_seq(read_mem8_seq ii(aa + 2w)
      (read_mem8_seq ii(aa + 3w)))))
  (λ(b0, b1, b2, b3). constT_seq((b3@@b2@@b1@@b0)))

(constT : 'a → 'a M) = constT_seq

(addT : 'a → 'b M → ('a #' b)M) = addT_seq

(lockT : unit M → unit M) = lockT_seq

(failureT : unit M) = failureT_seq

(discardT : 'a M → unit M) = discardT_seq

(condT : bool → unit M → unit M) = condT_seq

(bindT : 'a M → (('a → 'b M) → 'b M)) = bindT_seq

(seqT : 'a M → 'b M → 'b M) = seqT_seq

(parT : 'a M → 'b M → ('a #' b)M) = parT_seq

```

```

(read_info : iid → ARMinfo M) = read_info_seq

(read_version : iid → num M) = read_version_seq

(write_reg : iid → ARMreg → Aimm → unit M) = write_reg_seq

(read_reg : iid → ARMreg → Aimm M) = read_reg_seq

(write_psr :
  iid → ARMpsr → ARMstatus → unit M) = write_psr_seq

(read_psr : iid → ARMpsr → ARMstatus M) = read_psr_seq

(write_flags :
  iid → bool#bool#bool#bool → unit M) = write_flags_seq

(read_flags :
  iid → (bool#bool#bool#bool)M) = read_flags_seq

(read_mode : iid → ARMmode M) = read_mode_seq

(read_instr_set : iid → InstrSet M) = read_instr_set_seq

(read_sctlr : iid → ARMsctlr M) = read_sctlr_seq

(write_mem8 : iid → word32 → word8 → unit M) = write_mem8_seq

(read_mem8 : iid → word32 → word8 M) = read_mem8_seq

(write_mem16 :
  iid → word32 → word16 → unit M) = write_mem16_seq

(read_mem16 : iid → word32 → word16 M) = read_mem16_seq

(write_mem32 :
  iid → word32 → word32 → unit M) = write_mem32_seq

(read_mem32 : iid → word32 → Aimm M) = read_mem32_seq

(dmbT :
  iid → MBReqDomain#MBReqTypes → unit M) = dmbT_seq

(set_exclusive_monitorsT :
  iid → (word32#num) → unit M) = set_exclusive_monitorsT_seq

(exclusive_monitors_passT :
  iid → (word32#num) → bool M) = exclusive_monitors_passT_seq

```

option\_apply *x f* = **if** *x* = NONE **then** NONE **else** *f(the x)*

# **Part IX**

## **arm\_event\_monad**

```
type_abbrev M : eiid_state → ((eiid_state#'a#(arm_reg event_structure))set)
```

```
event_structure_empty =⟨ events :={}; intra_causality_data :={}; intra_causality_control :={}; atomicity :={}⟩
```

```
event_structure_lock es =⟨ events := es.events; intra_causality_data := es.intra_causality_data; intra_causality_control := es.intra_causality_control; atomicity := es.atomicity ⟩
```

```
event_structure_union es1 es2 =
⟨ events := es1.events ∪ es2.events;
  intra_causality_data := es1.intra_causality_data ∪ es2.intra_causality_data;
  intra_causality_control := es1.intra_causality_control ∪ es2.intra_causality_control;
  atomicity := es1.atomicity ∪ es2.atomicity⟩
```

```
event_structure_bigunion(ess : (arm_reg event_structure)set) =
⟨ events := bigunion{es.events | es ∈ ess};
  intra_causality_data := bigunion{es.intra_causality_data | es ∈ ess};
  intra_causality_control := bigunion{es.intra_causality_control | es ∈ ess};
  atomicity := bigunion{es.atomicity | es ∈ ess}⟩
```

```
event_structure_seq_union es1 es2 =
⟨ events := es1.events ∪ es2.events;
  intra_causality_data := es1.intra_causality_data
    ∪ es2.intra_causality_data
    ∪ {(e1, e2)
      | e1 ∈ (maximal_elements es1.events es1.intra_causality_data)
        ∧ e2 ∈ (minimal_elements es2.events es2.intra_causality_data)};
  intra_causality_control := es1.intra_causality_control
    ∪ es2.intra_causality_control;
  atomicity := es1.atomicity ∪ es2.atomicity⟩
```

```
event_structure_control_seq_union es1 es2 =
⟨ events := es1.events ∪ es2.events;
  intra_causality_data := es1.intra_causality_data
    ∪ es2.intra_causality_data;
  intra_causality_control := es1.intra_causality_control
    ∪ es2.intra_causality_control
    ∪ {(e1, e2)
      | e1 ∈ (maximal_elements es1.events es1.intra_causality_control)
        ∧ e2 ∈ (minimal_elements es2.events es2.intra_causality_control)};
  atomicity := es1.atomicity ∪ es2.atomicity⟩
```

```
(mapT_ev : ('a → 'b) → 'a M → 'b M)f s =
```

```
λ eiid_next : eiid_state.
```

```
let t = s eiid_next in
  { (eiid_next', f x, es)
    | (eiid_next', x, es) ∈ t }
```

```

(choiceT_ev : 'a M → 'a M → 'a M)s s' =
λeiid_next : eiid_state.s eiid_next ∪ s' eiid_next

(constT_ev : 'a → 'a M)x = λeiid_next.{(eiid_next, x, event_structure_empty) }

(discardT_ev : 'a M → unit M)s =
λeiid_next.let (t : (eiid_state#/'a#(arm_reg event_structure))set) = s eiid_next in
  image(λ(eiid_next', v, es).(eiid_next', (), es))t

(addT_ev : 'a → 'b M → ('a#/'b)M)x s =
λeiid_next.let (t : (eiid_state#/'b#(arm_reg event_structure))set) = s eiid_next in
  image(λ(eiid_next', v, es).(eiid_next', (x, v), es))t

(lockT_ev : 'a M → 'a M)s =
λeiid_next.let (t : (eiid_state#/'a#(arm_reg event_structure))set) = s eiid_next in
  image(λ(eiid_next', v, es).(eiid_next', v, event_structure_lock es))t

(failureT_ev : 'a M) = λeiid_next.{}

(condT_ev : bool → unit M → unit M)b s =
if b then constT_ev()

(bindT_ev : 'a M → ('a → 'b M) → 'b M)s f =
λeiid_next : eiid_state.
let t = s eiid_next in
  bigunion{let t' = f x eiid_next' in
    {(eiid_next'', x', event_structure_seq_union es es')
     | (eiid_next'', x', es') ∈ t'}
    | (eiid_next', x, es) ∈ t}

(control_seqT_ev : 'a M → ('a → 'b M) → 'b M)s f =
λeiid_next : eiid_state.
let t = s eiid_next in
  bigunion{let t' = f x eiid_next' in
    {(eiid_next'', x', event_structure_control_seq_union es es')
     | (eiid_next'', x', es') ∈ t'}
    | (eiid_next', x, es) ∈ t}

(seqT_ev : 'a M → 'b M → 'b M)s s' =
bindT_ev s(λx.s')

```

```

(parT_ev : 'a M → 'b M → ('a#'b)M)s s' =
λeiid_next : eiid_state.
let t = s eiid_next in
bigunion{let t' = s' eiid_next' in
  {(eiid_next'', (x, x'), event_structure_union es es')
   | (eiid_next'', x', es') ∈ t'}
  | (eiid_next', x, es) ∈ t}

(parT_unit_ev : unit M → unit M → unit M)s s' =
λeiid_next : eiid_state.
let t = s eiid_next in
bigunion{let t' = s' eiid_next' in
  {(eiid_next'', (), event_structure_union es es')
   | (eiid_next'', (), es') ∈ t'}
  | (eiid_next', (), es) ∈ t}

(syncT_ev ii) : unit M =
λeiid_next.{(eiid_next',
  (),
  { events := { { eiid := eiid';
    iiid := ii;
    action := BARRIER SYNC } };
    intra_causality_data := {};
    intra_causality_control := {};
    atomicity := {} } } | (eiid', eiid_next') ∈ next_eiid eiid_next}

(write_location_ev ii l x) : unit M =
λeiid_next.{(eiid_next',
  (),
  { events := { { eiid := eiid';
    iiid := ii;
    action := ACCESS W l x } };
    intra_causality_data := {};
    intra_causality_control := {};
    atomicity := {} } } | (eiid', eiid_next') ∈ next_eiid eiid_next}

(read_location_ev ii l) : value M =
λeiid_next.{(eiid_next',
  x,
  { events := { { eiid := eiid';
    iiid := ii;
    action := ACCESS R l x } };
    intra_causality_data := {};
    intra_causality_control := {};
    atomicity := {} } }
  | x ∈ UNIV ∧ (eiid', eiid_next') ∈ next_eiid eiid_next}

```

(write\_reg\_ev  $ii\ r\ x$ ) : unit M =  
 write\_location\_ev  $ii(\text{LOCATION\_REG } ii.\text{proc}(\text{REG32 } r))x$

(read\_reg\_ev  $ii\ r$ ) : value M =  
 read\_location\_ev  $ii(\text{LOCATION\_REG } ii.\text{proc}(\text{REG32 } r))$

(write\_psr\_ev  $ii\ r\ x$ ) : unit M =  
 write\_location\_ev  $ii(\text{LOCATION\_REG } ii.\text{proc}(\text{REGPSR } r))( \text{encode\_psr } x )$

(read\_psr\_ev  $ii\ r$ ) : ARMstatus M =  
 bindT\_ev(read\_location\_ev  $ii(\text{LOCATION\_REG } ii.\text{proc}(\text{REGPSR } r))) (\lambda psrw. \text{constT\_ev}(\text{decode\_psr } psrw))$

(write\_flags\_ev  $ii(bn, bz, bc, bv)$ ) : unit M =  
 lockT\_ev(bindT\_ev(read\_psr\_ev  $ii\ \text{CPSR}$ )  
 $(\lambda psr. \text{write\_psr\_ev } ii\ \text{CPSR}(psr \set{N := bn; Z := bz; C := bc; V := bv}))$ )

(read\_flags\_ev  $ii$ ) : (bool#bool#bool#bool)M =  
 bindT\_ev(read\_psr\_ev  $ii\ \text{CPSR})(\lambda psr. \text{constT\_ev}(psr.N, psr.Z, psr.C, psr.V))$

OUR\_VERSION = ARMv7\_A

OUR\_INFO =  $\langle \text{version} := \text{OUR\_VERSION}; \text{extensions} := \{\} \rangle$

OUR\_MODE = USR

OUR\_INSTR\_SET = INSTRSET\_ARM

OUR\_SCTLR =  $\langle TE := \mathbf{T}; AFE := \mathbf{T}; TRE := \mathbf{T}; NMFI := \mathbf{T}; EE := \mathbf{T}; VE := \mathbf{T}; U := \mathbf{T}; FI := \mathbf{T}; HA := \mathbf{T}; RR := \mathbf{T} \rangle$

(read\_version\_ev  $ii$ ) : num M =  
 constT\_ev(version\_number OUR\_VERSION)

(read\_info\_ev  $ii$ ) : ARMinfo M =  
 constT\_ev(OUR\_INFO)

(read\_mode\_ev  $ii$ ) : ARMmode M =  
 constT\_ev(OUR\_MODE)

(read\_instr\_set\_ev  $ii$ ) : InstrSet M =  
 constT\_ev(OUR\_INSTR\_SET)

```
(read_sctlr_ev ii) : ARMsctlr M =
constT_ev(OUR_SCTLR)
```

```
(set_exclusive_monitorsT_ev ii(a : word32, size : num)) : unit M =
failureT_ev
```

```
(exclusive_monitors_passT_ev ii(a : word32, size : num)) : bool M =
failureT_ev
```

```
aligned32 a = ((a&&3w) = 0w)
```

```
(write_mem8_ev ii a x) : unit M =
failureT_ev
```

```
(write_mem16_ev ii a(x : word16)) : unit M =
failureT_ev
```

```
(write_mem32_ev ii a(x : word32)) : unit M =
if aligned32 a then
  write_location_ev ii(LOCATION_MEM a)x
else
  failureT_ev
```

```
(read_mem8_ev ii a) : word8 M =
failureT_ev
```

```
(read_mem16_ev ii a) : word16 M =
failureT_ev
```

```
(read_mem32_ev ii a) : word32 M =
if aligned32 a then
  read_location_ev ii(LOCATION_MEM a)
else
  failureT_ev
```

```
(dmbT_ev ii(d, t)) : unit M =
syncT_ev ii
```

```
(constT : 'a → 'a M) = constT_ev
```

```
(addT : 'a → 'b M → ('a#'b)M) = addT_ev
```

$$(\text{lockT} : \text{unit } M \rightarrow \text{unit } M) = \text{lockT\_ev}$$

$$(\text{failureT} : \text{unit } M) = \text{failureT\_ev}$$

$$(\text{discardT} : 'a M \rightarrow \text{unit } M) = \text{discardT\_ev}$$

$$(\text{condT} : \text{bool} \rightarrow \text{unit } M \rightarrow \text{unit } M) = \text{condT\_ev}$$

$$(\text{bindT} : 'a M \rightarrow (('a \rightarrow 'b M) \rightarrow 'b M)) = \text{bindT\_ev}$$

$$(\text{seqT} : 'a M \rightarrow 'b M \rightarrow 'b M) = \text{seqT\_ev}$$

$$(\text{parT} : 'a M \rightarrow 'b M \rightarrow ('a \# 'b)M) = \text{parT\_ev}$$

$$(\text{parT\_unit} : \text{unit } M \rightarrow \text{unit } M \rightarrow \text{unit } M) = \text{parT\_unit\_ev}$$

$$(\text{read\_info} : iid \rightarrow \text{ARMinfo } M) = \text{read\_info\_ev}$$

$$(\text{read\_version} : iid \rightarrow \text{num } M) = \text{read\_version\_ev}$$

$$(\text{write\_reg} : iid \rightarrow \text{ARMreg} \rightarrow \text{Aimm} \rightarrow \text{unit } M) = \text{write\_reg\_ev}$$

$$(\text{read\_reg} : iid \rightarrow \text{ARMreg} \rightarrow \text{Aimm } M) = \text{read\_reg\_ev}$$

$$(\text{write\_psr} : iid \rightarrow \text{ARMpsr} \rightarrow \text{ARMstatus} \rightarrow \text{unit } M) = \text{write\_psr\_ev}$$

$$(\text{read\_psr} : iid \rightarrow \text{ARMpsr} \rightarrow \text{ARMstatus } M) = \text{read\_psr\_ev}$$

$$(\text{write\_flags} : iid \rightarrow \text{bool}\#\text{bool}\#\text{bool}\#\text{bool} \rightarrow \text{unit } M) = \text{write\_flags\_ev}$$

$$(\text{read\_flags} : iid \rightarrow (\text{bool}\#\text{bool}\#\text{bool}\#\text{bool})M) = \text{read\_flags\_ev}$$

$$(\text{read\_mode} : iid \rightarrow \text{ARMmode } M) = \text{read\_mode\_ev}$$

$$(\text{read\_instr\_set} : iid \rightarrow \text{InstrSet } M) = \text{read\_instr\_set\_ev}$$

$$(\text{read\_sctlr} : iid \rightarrow \text{ARMsctlr } M) = \text{read\_sctlr\_ev}$$

$$(\text{write\_mem8} : iid \rightarrow \text{word32} \rightarrow \text{word8} \rightarrow \text{unit } M) = \text{write\_mem8\_ev}$$
$$(\text{read\_mem8} : iid \rightarrow \text{word32} \rightarrow \text{word8 } M) = \text{read\_mem8\_ev}$$
$$(\text{write\_mem16} : iid \rightarrow \text{word32} \rightarrow \text{word16} \rightarrow \text{unit } M) = \text{write\_mem16\_ev}$$
$$(\text{read\_mem16} : iid \rightarrow \text{word32} \rightarrow \text{word16 } M) = \text{read\_mem16\_ev}$$
$$(\text{write\_mem32} : iid \rightarrow \text{word32} \rightarrow \text{word32} \rightarrow \text{unit } M) = \text{write\_mem32\_ev}$$
$$(\text{read\_mem32} : iid \rightarrow \text{word32} \rightarrow \text{Aimm } M) = \text{read\_mem32\_ev}$$
$$(\text{dmbT} : iid \rightarrow \text{MBReqDomain}\#\text{MBReqTypes} \rightarrow \text{unit } M) = \text{dmbT\_ev}$$
$$(\text{set\_exclusive\_monitorsT} : iid \rightarrow (\text{word32}\#\text{num}) \rightarrow \text{unit } M) = \text{set\_exclusive\_monitorsT\_ev}$$
$$(\text{exclusive\_monitors\_passT} : iid \rightarrow (\text{word32}\#\text{num}) \rightarrow \text{bool } M) = \text{exclusive\_monitors\_passT\_ev}$$

# **Part X**

## **arm\_decoder**

```

condition_decode(cond : word4) =
let n = w2n((3 - -1)cond) in
num2ARMcondition(if cond[0] then n + 8 else n)

arm_decode version(ireg : word32) =
let b n = ireg[n]
and i2 n = (n + 1 >< n)ireg : word2
and i3 n = (n + 2 >< n)ireg : word3
and i4 n = (n + 3 >< n)ireg : word4
and i5 n = (n + 4 >< n)ireg : word5
and i8 n = (n + 7 >< n)ireg : word8
and i12 n = (n + 11 >< n)ireg : word12
and i16 n = (n + 15 >< n)ireg : word16
and i24 n = (23 >< 0)ireg : word24 in
let cond = i4 28 and r = i4
in
if cond = 15w then
if version < 5 then
(AL, UNPREDICTABLE)
else
case (b 27, b 26, b 25, b 24, b 23, b 22, b 21, b 20, b 7, b 6, b 5, b 4) of
(F, T, F, T, F, T, T, T, F, T, F, T) →
(AL, DATA_MEMORY_BARRIER(i4 0))
|| (F, -26, -25, -24, -23, -22, -21, -20, -7, -6, -5, -4) → (AL, UNDEFINED)
|| (T, F, F, -24, -23, -22, -21, -20, -7, -6, -5, -4) → (AL, UNDEFINED)
|| (T, F, T, b24, -23, -22, -21, -20, -7, -6, -5, -4) →
(AL, BRANCH_LINK_EXCHANGE1 b24(i24 0))
|| (T, T, F, b24, -23, -22, -21, -20, -7, -6, -5, -4) →
(AL,
CP_LOAD_STORE2 b24(b 23)(b 22)(b 21)(b 20)(r 16)(r 12)
(i4 8)(i8 0))
|| (T, T, T, F, -23, -22, -21, -20, -7, -6, -5, F) →
(AL, CP_DATA_PROCESSING2(i4 20)(r 16)(r 12)(i4 8)(i3 5)(r 0))
|| (T, T, T, F, -23, -22, -21, -20, -7, -6, -5, T) →
(AL, CP_TRANSFER2(i3 21)(b 20)(r 16)(r 12)(i4 8)(i3 5)(r 0))
|| (T, T, T, T, -23, -22, -21, -20, -7, -6, -5, -4) → (AL, UNDEFINED)
else
(condition_decode cond,
case (b 27, b 26, b 25, b 24, b 23, b 22, b 21, b 20, b 7, b 6, b 5, b 4) of
(* v — "Miscellaneous instructions" —v *)
(F, F, F, T, F, b22, F, F, F, F, F, F) →
STATUS_TO_REGISTER b22(r 12)
|| (F, F, F, T, F, b22, T, F, F, F, F, F) →
REGISTER_TO_STATUS b22(i4 16)(r 0)
|| (F, F, F, T, F, F, T, F, F, F, F, T) →
BRANCH_EXCHANGE(r 0)
|| (F, F, F, T, F, T, F, F, F, F, F, T) →
COUNT_LEADING_ZEROES(r 12)(r 0)
|| (F, F, F, T, F, F, T, F, F, F, T, T) →
)

```

```

    BRANCH_LINK_EXCHANGE2(r 0)
|| (F, F, F, T, F, -22, -21, F, F, T, F, T) →
    DSP_ADD_SUBTRACT(i2 21)(r 16)(r 12)(r 0)
|| (F, F, F, T, F, F, T, F, T, T) →
    BREAKPOINT(i12 8@@i4 0)
|| (F, F, F, T, F, -22, -21, F, T, b6, -5, F) →
    DSP_MULTIPLY(r 16)(r 12)(r 8)b6(r 0)
(* ^_____ ^ *)
|| (F, F, F, -24, -23, -22, -21, b20, -7, -6, -5, F) →
    DATA_PROCESSING(i4 21)b20(r 16)(r 12)
    (MODE1_SHIFT_IMMEDIATE(i5 7)(i2 5)(r 0))
|| (F, F, F, -24, -23, -22, -21, b20, F, -6, -5, T) →
    DATA_PROCESSING(i4 21)b20(r 16)(r 12)
    (MODE1_SHIFT_REGISTER(r 8)(i2 5)(r 0))
(* v — "Multiplies and extra load/store instruction" _____v *)
|| (F, F, F, F, F, b21, b20, T, F, F, T) →
    MULTIPLY b21 b20(r 16)(r 12)(r 8)(r 0)
|| (F, F, F, T, b22, b21, b20, T, F, F, T) →
    MULTIPLY_LONG b22 b21 b20(r 16)(r 12)(r 8)(r 0)
|| (F, F, F, T, F, F, T, F, F, T) →
    SWAP b22(r 16)(r 12)(r 0)
|| (F, F, F, T, T, F, F, T, F, F, T) →
    STORE_EXCLUSIVE(r 16)(r 12)(r 0)0w
|| (F, F, F, T, T, F, F, T, F, F, T) →
    LOAD_EXCLUSIVE(r 16)(r 12)0w
|| (F, F, F, b24, b23, F, b21, b20, T, F, T, T) →
    LOAD_STORE_HALFWORD b24 b23 b21 b20(r 16)(r 12)ARB
    (MODE3_REGISTER(r 0))
|| (F, F, F, b24, b23, T, b21, b20, T, F, T, T) →
    LOAD_STORE_HALFWORD b24 b23 b21 b20(r 16)(r 12)ARB
    (MODE3_IMMEDIATE(i4 8@@i4 0))
|| (F, F, F, b24, b23, F, b21, T, T, b5, T) →
    LOAD_STORE_TWO_WORDS b24 b23 b21(r 16)(r 12)b5
    (MODE3_REGISTER(r 0))
|| (F, F, F, b24, b23, F, b21, T, T, b5, T) →
    LOAD_STORE_HALFWORD b24 b23 b21 T(r 16)(r 12)b5
    (MODE3_REGISTER(r 0))
|| (F, F, F, b24, b23, T, b21, F, T, T, b5, T) →
    LOAD_STORE_TWO_WORDS b24 b23 b21(r 16)(r 12)b5
    (MODE3_IMMEDIATE(i4 8@@i4 0))
|| (F, F, F, b24, b23, T, b21, T, T, b5, T) →
    LOAD_STORE_HALFWORD b24 b23 b21 T(r 16)(r 12)b5
    (MODE3_IMMEDIATE(i4 8@@i4 0))
(* ^_____ ^ *)
|| (F, F, T, T, F, -22, F, F, -7, -6, -5, -4) →
    if version < 4 then UNPREDICTABLE else UNDEFINED
|| (F, F, T, T, F, b22, T, F, -7, -6, -5, -4) →
    IMMEDIATE_TO_STATUS b22(i4 16)(i4 8)(i8 0)
|| (F, F, T, -24, -23, -22, -21, b20, -7, -6, -5, -4) →

```

```

    DATA_PROCESSING( $i_4\ 21$ ) $b_{20}(r\ 16)(r\ 12)$ 
    (MODE1_IMMEDIATE( $i_4\ 8$ )( $i_8\ 0$ ))
 $\parallel (\mathbf{F}, \mathbf{T}, \mathbf{F}, b_{24}, b_{23}, b_{22}, b_{21}, b_{20}, -7, -6, -5, -4) \rightarrow$ 
    LOAD_STORE  $b_{24}\ b_{23}\ b_{22}\ b_{21}\ b_{20}(r\ 16)(r\ 12)$ 
    (MODE2_IMMEDIATE( $i_{12}\ 0$ ))
 $\parallel (\mathbf{F}, \mathbf{T}, \mathbf{T}, b_{24}, b_{23}, b_{22}, b_{21}, b_{20}, -7, -6, -5, \mathbf{F}) \rightarrow$ 
    LOAD_STORE  $b_{24}\ b_{23}\ b_{22}\ b_{21}\ b_{20}(r\ 16)(r\ 12)$ 
    (MODE2_SHIFT_IMMEDIATE( $i_5\ 7$ )( $i_2\ 5$ )( $r\ 0$ ))
 $\parallel (\mathbf{F}, \mathbf{T}, \mathbf{T}, -24, -23, -22, -21, -20, -7, -6, -5, \mathbf{T}) \rightarrow$ 
    UNDEFINED
 $\parallel (\mathbf{T}, \mathbf{F}, \mathbf{F}, b_{24}, b_{23}, b_{22}, b_{21}, b_{20}, -7, -6, -5, -4) \rightarrow$ 
    LOAD_STORE_MULTIPLE  $b_{24}\ b_{23}\ b_{22}\ b_{21}\ b_{20}(r\ 16)(i_{16}\ 0)$ 
 $\parallel (\mathbf{T}, \mathbf{F}, \mathbf{T}, b_{24}, -23, -22, -21, -20, -7, -6, -5, -4) \rightarrow$ 
    BRANCH  $b_{24}(i_{24}\ 0)$ 
 $\parallel (\mathbf{T}, \mathbf{T}, \mathbf{F}, b_{24}, b_{23}, b_{22}, b_{21}, b_{20}, -7, -6, -5, -4) \rightarrow$ 
    CP_LOAD_STORE  $b_{24}\ b_{23}\ b_{22}\ b_{21}\ b_{20}(r\ 16)(r\ 12)(i_4\ 8)(i_8\ 0)$ 
 $\parallel (\mathbf{T}, \mathbf{T}, \mathbf{T}, \mathbf{F}, -23, -22, -21, -20, -7, -6, -5, \mathbf{F}) \rightarrow$ 
    CP_DATA_PROCESSING( $i_4\ 20$ )( $r\ 16$ )( $r\ 12$ )( $i_4\ 8$ )( $i_3\ 5$ )( $r\ 0$ )
 $\parallel (\mathbf{T}, \mathbf{T}, \mathbf{T}, \mathbf{F}, -23, -22, -21, b_{20}, -7, -6, -5, \mathbf{T}) \rightarrow$ 
    CP_TRANSFER( $i_3\ 21$ ) $b_{20}(r\ 16)(r\ 12)(i_4\ 8)(i_3\ 5)(r\ 0)$ 
 $\parallel (\mathbf{T}, \mathbf{T}, \mathbf{T}, \mathbf{T}, -23, -22, -21, -20, -7, -6, -5, -4) \rightarrow$ 
    SUPERVISOR_CALL( $i_{24}\ 0$ )
 $\parallel \text{---} \rightarrow \text{if } version < 4 \text{ then UNPREDICTABLE else UNDEFINED}$ 

```

# **Part XI**

## **arm\_program**

```
VERSION_MULTICORE = 7
```

```
type_abbrev Ainstruction : (ARMcondition#ARMinstruction)
```

```
type_abbrev program_Ainstruction : (address → (Ainstruction#num) option)
```

```
(arm_decode_program_fun : program_word8 → address → (Ainstruction#num) option)prog_word8 a =
if (a&&3w = 0w) then NONE
else
let w0 = prog_word8(a + 0w) in
let w1 = prog_word8(a + 1w) in
let w2 = prog_word8(a + 2w) in
let w3 = prog_word8(a + 3w) in
if mem NONE [w0; w1; w2; w3] then NONE else
let (raw_instruction : word32) = (the w0)@@(((the w1)@@(((the w2)@@(the w3)) : word16)) : word24) in
let i = arm_decode VERSION_MULTICORE raw_instruction in
SOME (i, 4)
```

```
(arm_decode_program_rel : program_word8 → program_Ainstruction → bool)
prog_word8 prog_Xinst =
forall a. case prog_Xinst a of
    NONE → T
    || SOME (inst, n) → arm_decode_program_fun prog_word8 a = SOME (inst, n)
```

```
arm_event_execute = arm_event_opsem $arm_execute
```

```
arm_execute_with_pc_check ii inst pc =
let s = (arm_event_execute ii inst){} in
{E
| ∃eiid_next x.
  (eiid_next, x, E) ∈ s ∧
  ∀v ev.((ev.action = (ACCESS R(LOCATION_REG ii.proc(REG32 R15))v)) ∧
          ev ∈ E.events) ⇒ (v = pc)
}
```

```
(arm_event_structures_of_run_skeleton : program_Ainstruction → run_skeleton → (arm_reg event_structure)set)
prog_Ainstruction rs =
let Ess = {arm_execute_with_pc_check{ proc:= p; poi := i }inst pc | ∃n.
  (rs p i = SOME pc) ∧ (SOME (inst, n) = prog_Ainstruction pc)}
in
{event_structure_bigunion Es | Es ∈ all_choices Ess}
```

```

(arm_semantics : program_word8 → (arm_reg state_constraint) →
(run_skeleton#program_Ainstruction#(((arm_reg event_structure)##((arm_reg execution_witness)set))set))set)
prog_word8 initial_state =
```

```

let x1 = {(rs, prog_Xinst) | rs, prog_Xinst | run_skeleton_wf(DOMAIN prog_Xinst)rs ∧
                                arm_decode_program_rel prog_word8 prog_Xinst} in
```

```

let x2 = {(rs, prog_Xinst, Es) | (rs, prog_Xinst) ∈ x1 ∧
                                (Es = arm_event_structures_of_run_skeleton prog_Xinst rs)} in
```

```

let x3 = {(rs, prog_Xinst, {(E, Xs) | E ∈ Es ∧
                                (Xs = {X | valid_execution E X ∧
                                            (X.initial_state = initial_state)})})}
                                | (rs, prog_Xinst, Es) ∈ x2} in
```

x3

## Part XII

# ppc\_coretypes

**type\_abbrev** ireg : word5**type\_abbrev** freg : word5**type\_abbrev** ppc\_constant : word16**type\_abbrev** crbit : word2

**ppc\_bit** = PPC\_CARRY(\* carry bit of the status register \*)  
| PPC\_CR0 **of** word2(\* bit i of the condition register \*)

**ppc-reg32** = PPC\_IR **of** word5(\* integer registers \*)  
| PPC\_LR(\* link register (return address) \*)  
| PPC\_CTR(\* count register, used for some branches \*)  
| PPC\_PC(\* program counter \*)

# **Part XIII**

## **ppc\_types**

*ppc-reg*

61

`ppc-reg = REG32 of ppc-reg32 | REGBIT of ppc-bit`

## **Part XIV**

### **ppc\_ast**

```

Pinstruction =
PADD of ireg ireg ireg(* integer addition *)
| PADDI of ireg ireg ppc_constant(* add immediate *)
| PADDIS of ireg ireg ppc_constant(* add immediate high *)
| PADDZE of ireg ireg(* add Carry bit *)
| PAND_ of ireg ireg ireg(* bitwise and *)
| PANDC of ireg ireg ireg(* bitwise and-complement *)
| PANDL_ of ireg ireg ppc_constant(* and immediate and set conditions *)
| PANDIS_ of ireg ireg ppc_constant(* and immediate high and set conditions *)
| PB of word24(* unconditional branch *)
| PBCTR(* branch to contents of register CTR *)
| PBCTRL(* branch to contents of CTR and link *)
| PBF of crbit 14 word(* branch if false *)
| PBL of word24(* branch and link *)
| PBS of word24(* branch to symbol *)
| PBLR(* branch to contents of register LR *)
| PBT of crbit 14 word(* branch if true *)
| PCMPLW of ireg ireg(* unsigned integer comparison *)
| PCMPLWI of ireg ppc_constant(* same, with immediate argument *)
| PCMPW of ireg ireg(* signed integer comparison *)
| PCMPWI of ireg ppc_constant(* same, with immediate argument *)
| PCROR of crbit crbit crbit(* or between condition bits *)
| PDIVW of ireg ireg ireg(* signed division *)
| PDIVWU of ireg ireg ireg(* unsigned division *)
| PEQV of ireg ireg ireg(* bitwise not-xor *)
| PEXTSB of ireg ireg(* 8-bit sign extension *)
| PEXTSH of ireg ireg(* 16-bit sign extension *)
| PFABS of freg freg(* float absolute value *)
| PFADD of freg freg freg(* float addition *)
| PFCMPU of freg freg(* float comparison *)
| PFCTI of ireg freg(* float-to-int conversion *)
| PFDIV of freg freg freg(* float division *)
| PFMADD of freg freg freg freg(* float multiply-add *)
| PFMR of freg freg(* float move *)
| PFMSUB of freg freg freg freg(* float multiply-sub *)
| PFMUL of freg freg freg(* float multiply *)
| PFNEG of freg freg(* float negation *)
| PFRSP of freg freg(* float round to single precision *)
| PFSUB of freg freg freg(* float subtraction *)
| PICTF of freg ireg(* int-to-float conversion *)
| PIUCTF of freg ireg(* unsigned int-to-float conversion *)
| PLBZ of ireg ppc_constant ireg(* load 8-bit unsigned word32 *)
| PLBZX of ireg ireg ireg(* same, with 2 index regs *)
| PLFD of freg ppc_constant ireg(* load 64-bit float *)
| PLFDX of freg ireg ireg(* same, with 2 index regs *)
| PLFS of freg ppc_constant ireg(* load 32-bit float *)
| PLFSX of freg ireg ireg(* same, with 2 index regs *)
| PLHA of ireg ppc_constant ireg(* load 16-bit signed word32 *)
| PLHAX of ireg ireg ireg(* same, with 2 index regs *)

```

```
| PLHZ of ireg ppc_constant ireg(* load 16-bit unsigned word32 *)
| PLHZX of ireg ireg ireg(* same, with 2 index regs *)
| PLWARX of ireg ireg ireg(* load 32-bit word and reserve index *)
| PLWZ of ireg ppc_constant ireg(* load 32-bit word32 *)
| PLWZX of ireg ireg ireg(* same, with 2 index regs *)
| PMFCRBIT of ireg crbit(* move condition bit to reg *)
| PMFLR of ireg(* move LR to reg *)
| PMR of ireg ireg(* integer move *)
| PMTCTR of ireg(* move ireg to CTR *)
| PMTLR of ireg(* move ireg to LR *)
| PMULLI of ireg ireg ppc_constant(* integer multiply immediate *)
| PMULLW of ireg ireg ireg(* integer multiply *)
| PNAND of ireg ireg ireg(* bitwise not-and *)
| PNOR of ireg ireg ireg(* bitwise not-or *)
| POR of ireg ireg ireg(* bitwise or *)
| PORC of ireg ireg ireg(* bitwise or-complement *)
| PORI of ireg ireg ppc_constant(* or with immediate *)
| PORIS of ireg ireg ppc_constant(* or with immediate high *)
| PRLWINM of ireg ireg word5 word5 word5(* rotate and mask *)
| PSLW of ireg ireg ireg(* shift left *)
| PSRAW of ireg ireg ireg(* shift right signed *)
| PSRAWI of ireg ireg word5(* shift right signed immediate *)
| PSRW of ireg ireg ireg(* shift right unsigned *)
| PSTB of ireg ppc_constant ireg(* store 8-bit word *)
| PSTBX of ireg ireg ireg(* same, with 2 index regs *)
| PSTFD of freg ppc_constant ireg(* store 64-bit float *)
| PSTFDX of freg ireg ireg(* same, with 2 index regs *)
| PSTFS of freg ppc_constant ireg(* store 32-bit float *)
| PSTFSX of freg ireg ireg(* same, with 2 index regs *)
| PSTH of ireg ppc_constant ireg(* store 16-bit word *)
| PSTHX of ireg ireg ireg(* same, with 2 index regs *)
| PSTW of ireg ppc_constant ireg(* store 32-bit word *)
| PSTWCX of ireg ireg ireg(* store word conditional indexed *)
| PSTWX of ireg ireg ireg(* store 32-bit word, with 2 index regs *)
| PSUBFC of ireg ireg ireg(* reversed integer subtraction *)
| PSUBFIC of ireg ireg ppc_constant(* integer subtraction from immediate *)
| PSYNC(* synchronize *)
| PXOR of ireg ireg ireg(* bitwise xor *)
| PXORI of ireg ireg ppc_constant(* bitwise xor with immediate *)
| PXORIS of ireg ireg ppc_constant(* bitwise xor with immediate high *)
```

## **Part XV**

### **ppc\_opsem**

```
ppc_sint_cmp ii(a : word32)(b : word32) =
  (parT_unit(write_status ii(PPC_CR0 0w)(SOME (a < b)))
   (parT_unit(write_status ii(PPC_CR0 1w)(SOME (b < a)))
    (parT_unit(write_status ii(PPC_CR0 2w)(SOME (a = b)))
     (write_status ii(PPC_CR0 3w)NONE)))))
```

```
ppc_uint_cmp ii(a : word32)(b : word32) =
  (parT_unit(write_status ii(PPC_CR0 0w)(SOME (a < +b)))
   (parT_unit(write_status ii(PPC_CR0 1w)(SOME (b < +a)))
    (parT_unit(write_status ii(PPC_CR0 2w)(SOME (a = b)))
     (write_status ii(PPC_CR0 3w)NONE)))))
```

```
OK_nextinstr ii f =
  parT_unit f(seqT(read_reg ii PPC_PC)(λx.write_reg ii PPC_PC(x + 4w)))
```

```
reg_update ii rd f s1 s2 =
  seqT(parT s1 s2)(λ(x, y). write_reg ii(PPC_IR rd)(f x y))
```

```
uint_reg_update ii rd f s1 s2 =
  seqT(parT s1 s2)
    (λ(x, y). parT_unit(write_reg ii(PPC_IR rd)(f x y))(ppc_uint_cmp ii(f x y)0w))
```

```
sint_reg_update ii rd f s1 s2 =
  seqT(parT s1 s2)
    (λ(x, y). parT_unit(write_reg ii(PPC_IR rd)(f x y))(ppc_sint_cmp ii(f x y)0w))
```

```
uint_compare ii s1 s2 =
  control_seqT(parT s1 s2)(λ(x, y). ppc_uint_cmp ii x y)
```

```
sint_compare ii s1 s2 =
  control_seqT(parT s1 s2)(λ(x, y). ppc_sint_cmp ii x y)
```

```
bit_update ii bd(f : bool → bool → bool)s1 s2 =
  seqT(parT s1 s2)(λ(x, y). write_status ii bd(SOME (f x y)))
```

```
const_low w = constT((w2w : word16 → word32)w)
```

```
const_high w = constT((w2w : word16 → word32)w << 16)
```

```
conditional x y z = if x then y else z
```

```
read_bit_word ii bit =
  seqT(read_status ii bit)(λx. constT(conditional x 1w 0w))
```

read\_ireg  $ii\ rd = \text{read\_reg } ii(\text{PPC\_IR } rd)$

gpr\_or\_zero  $ii\ d = \text{if } d = 0w \text{ then const\_low } 0w \text{ else read\_ireg } ii\ d$

no\_carry  $ii = \text{write\_status } ii\ \text{PPC\_CARRY } \text{NONE}$

goto\_label  $ii\ l = \text{seqT}(\text{read\_reg } ii\ \text{PPC\_PC})(\lambda x. \text{write\_reg } ii\ \text{PPC\_PC}(x + sw2sw\ l * 4w))$

effective\_address  $s1\ s2 = \text{seqT}(\text{parT } s1\ s2)(\lambda(x : \text{word32}, y : \text{word32}). \text{constT}(x + y))$

assertT  $b\ f = \text{seqT}(\text{if } b \text{ then constT()} \text{ else failureT})(\lambda x. f)$

$(\text{write\_mem\_aux } ii\ addr[] = \text{constT}()) \wedge$   
 $(\text{write\_mem\_aux } ii\ addr(b \in \text{bytes}) =$   
 $\text{parT\_unit}(\text{write\_mem8 } ii\ addr\ b)$   
 $(\text{write\_mem\_aux } ii(addr + 1w)\ \text{bytes}))$

store\_word  $ii\ size\ addr\ value =$   
 $\text{assertT}((\text{address\_aligned } size\ addr) \wedge (size = 4))$   
 $(\text{write\_mem32 } ii\ addr\ value)$

register\_store  $ii\ size\ rd\ s1\ s2 =$   
 $\text{seqT}(\text{parT}(\text{effective\_address } s1\ s2)(\text{read\_ireg } ii\ rd))$   
 $(\lambda(addr, x). \text{store\_word } ii\ size\ addr\ x)$

read\_mem\_aux  $ii\ size\ addr =$   
**if**  $size = 1$  **then**  
 $\text{seqT}(\text{read\_mem8 } ii\ addr)$   
 $(\lambda x. \text{constT}((\text{bytes2word}[x]) : \text{word32}))$   
**else if**  $size = 2$  **then**  
 $\text{seqT}(\text{parT}(\text{read\_mem8 } ii\ addr)(\text{read\_mem8 } ii(addr + 1w)))$   
 $(\lambda(x_0, x_1). \text{constT}(\text{bytes2word}[x_1; x_0]))$   
**else**  
 $\text{seqT}(\text{parT}(\text{parT}(\text{read\_mem8 } ii(addr + 0w))(\text{read\_mem8 } ii(addr + 1w)))$   
 $(\text{parT}(\text{read\_mem8 } ii(addr + 2w))(\text{read\_mem8 } ii(addr + 3w))))$   
 $(\lambda((x_0, x_1), (x_2, x_3)). \text{constT}(\text{bytes2word}[x_3; x_2; x_1; x_0]))$

load\_word  $ii\ size\ addr =$   
 $\text{assertT}((\text{address\_aligned } size\ addr) \wedge (size = 2))$   
 $(\text{read\_mem32 } ii\ addr)$

```

register_load ii size rd s1 s2 =
seqT(effective_address s1 s2)
  ( $\lambda \text{addr}.$  seqT(load_word ii size addr)
   (write_reg ii(PPC_IR rd)))

set_CR0_to_00xNONE ii b =
(parT_unit(write_status ii(PPC_CR0 0w)(SOME F))
 (parT_unit(write_status ii(PPC_CR0 1w)(SOME F))
  (parT_unit(write_status ii(PPC_CR0 2w)(SOME b)
   (write_status ii(PPC_CR0 3w)NONE)))))

(ppc_exec_instr ii(PADD rd R1 R2) =
OK_nextinstr ii(reg_update ii rd$ + (read_ireg ii R1)(read_ireg ii R2)))  $\wedge$ 

(ppc_exec_instr ii(PADDI rd R1 cst) =
OK_nextinstr ii(reg_update ii rd$ + (gpr_or_zero ii R1)(const_low cst)))  $\wedge$ 

(ppc_exec_instr ii(PADDIS rd R1 cst) =
OK_nextinstr ii(reg_update ii rd$ + (gpr_or_zero ii R1)(const_high cst)))  $\wedge$ 

(ppc_exec_instr ii(PADDZE rd R1) =
OK_nextinstr ii(reg_update ii rd$ + (read_ireg ii R1)(read_bit_word ii PPC_CARRY)))  $\wedge$ 

(ppc_exec_instr ii(PAND_ rd R1 R2) =
OK_nextinstr ii(sint_reg_update ii rd$&&(read_ireg ii R1)(read_ireg ii R2)))  $\wedge$ 

(ppc_exec_instr ii(PANDC rd R1 R2) =
OK_nextinstr ii(reg_update ii rd( $\lambda x y.x\&\&\neg y$ )(read_ireg ii R1)(read_ireg ii R2)))  $\wedge$ 

(ppc_exec_instr ii(PANDI_ rd R1 cst) =
OK_nextinstr ii(sint_reg_update ii rd$&&(read_ireg ii R1)(const_low cst)))  $\wedge$ 

(ppc_exec_instr ii(PANDIS_ rd R1 cst) =
OK_nextinstr ii(sint_reg_update ii rd$&&(read_ireg ii R1)(const_high cst)))  $\wedge$ 

(ppc_exec_instr ii(PB lbl) =
goto_label ii lbl)  $\wedge$ 

(ppc_exec_instr ii(PBCTR) =
seqT(read_reg ii PPC_CTR)(write_reg ii PPC_PC))  $\wedge$ 

(ppc_exec_instr ii(PBCTRL) =
seqT(parT(read_reg ii PPC_PC)(read_reg ii PPC_CTR))
  ( $\lambda (pc, ctr).$  parT_unit(write_reg ii PPC_PC ctr)(write_reg ii PPC_LR(pc + 4w))))  $\wedge$ 

(ppc_exec_instr ii(PBF bit lb1) =
seqT(read_status ii(PPC_CR0 bit))
  ( $\lambda b.$  if b then goto_label ii lb1 else OK_nextinstr ii(constT())))  $\wedge$ 

```

(ppc\_exec\_instr  $ii(\text{PBL } ident) =$   
 $\text{seqT}(\text{read\_reg } ii \text{ PPC\_PC})$   
 $(\lambda x. \text{parT\_unit}(\text{write\_reg } ii \text{ PPC\_PC}(x + sw2sw ident * 4w))(\text{write\_reg } ii \text{ PPC\_LR}(x + 4w))) \wedge$

(ppc\_exec\_instr  $ii(\text{PBS } ident) =$   
 $\text{goto\_label } ii \text{ ident}) \wedge$

(ppc\_exec\_instr  $ii(\text{PBLR}) =$   
 $\text{seqT}(\text{read\_reg } ii \text{ PPC\_LR})(\text{write\_reg } ii \text{ PPC\_PC})) \wedge$

(ppc\_exec\_instr  $ii(\text{PBT bit } lb1) =$   
 $\text{control\_seqT}(\text{read\_status } ii(\text{PPC\_CR0 bit}))$   
 $(\lambda b. \text{if } \neg b \text{ then goto\_label } ii \text{ lb1 else OK\_nextinstr } ii(\text{constT}())))) \wedge$

(ppc\_exec\_instr  $ii(\text{PCMPLW R1 R2}) =$   
 $\text{OK\_nextinstr } ii(\text{uint\_compare } ii(\text{read\_ireg } ii \text{ R1})(\text{read\_ireg } ii \text{ R2}))) \wedge$

(ppc\_exec\_instr  $ii(\text{PCMPLWI R1 cst}) =$   
 $\text{OK\_nextinstr } ii(\text{uint\_compare } ii(\text{read\_ireg } ii \text{ R1})(\text{const\_low } cst))) \wedge$

(ppc\_exec\_instr  $ii(\text{PCMPW R1 R2}) =$   
 $\text{OK\_nextinstr } ii(\text{sint\_compare } ii(\text{read\_ireg } ii \text{ R1})(\text{read\_ireg } ii \text{ R2}))) \wedge$

(ppc\_exec\_instr  $ii(\text{PCMPWI R1 cst}) =$   
 $\text{OK\_nextinstr } ii(\text{sint\_compare } ii(\text{read\_ireg } ii \text{ R1})(\text{const\_low } cst))) \wedge$

(ppc\_exec\_instr  $ii(\text{PCROR bd } b_1 b_2) =$   
 $\text{OK\_nextinstr } ii(\text{bit\_update } ii(\text{PPC\_CR0 bd}))((\text{read\_status } ii(\text{PPC\_CR0 } b_1)) \vee (\text{read\_status } ii(\text{PPC\_CR0 } b_2)))) \wedge$

(ppc\_exec\_instr  $ii(\text{PDIVW rd R1 R2}) = \text{failureT}) \wedge$

(ppc\_exec\_instr  $ii(\text{PDIVWU rd R1 R2}) = \text{failureT}) \wedge$

(ppc\_exec\_instr  $ii(\text{PEQV rd R1 R2}) =$   
 $\text{OK\_nextinstr } ii(\text{reg\_update } ii \text{ rd}(\lambda x y. \neg(x ?? y))(\text{read\_ireg } ii \text{ R1})(\text{read\_ireg } ii \text{ R2}))) \wedge$

(ppc\_exec\_instr  $ii(\text{PEXTSB rd R1}) =$   
 $\text{OK\_nextinstr } ii(\text{reg\_update } ii \text{ rd}(\lambda x y. sw2sw((w2w x) : \text{word8}))$   
 $(\text{read\_ireg } ii \text{ R1})(\text{constT}())))) \wedge$

(ppc\_exec\_instr  $ii(\text{PEXTSH rd R1}) =$   
 $\text{OK\_nextinstr } ii(\text{reg\_update } ii \text{ rd}(\lambda x y. sw2sw((w2w x) : \text{word16}))$   
 $(\text{read\_ireg } ii \text{ R1})(\text{constT}())))) \wedge$

(ppc\_exec\_instr  $ii(\text{PFABS rd R1}) = \text{failureT}) \wedge$

(ppc\_exec\_instr  $ii(\text{PFADD rd R1 R2}) = \text{failureT}) \wedge$

(ppc\_exec\_instr  $ii(\text{PFCMPU } \text{R1 } \text{R2}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PFCTI } \text{rd } \text{R1}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PFDIV } \text{rd } \text{R1 } \text{R2}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PFMADD } \text{rd } \text{R1 } \text{R2 } \text{R3}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PFMR } \text{rd } \text{R1}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PFMSUB } \text{rd } \text{R1 } \text{R2 } \text{R3}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PFMUL } \text{rd } \text{R1 } \text{R2}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PFNEG } \text{rd } \text{R1}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PFRSP } \text{rd } \text{R1}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PFSUB } \text{rd } \text{R1 } \text{R2}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PICTF } \text{rd } \text{R1}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PIUCTF } \text{rd } \text{R1}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PLBZ } \text{rd } \text{cst } \text{R1}) =$   
 OK\_nextinstr  $ii(\text{register\_load } ii \ 1 \ \text{rd}(\text{read\_ireg } ii \ \text{R1})(\text{const\_low } cst))$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PLBZX } \text{rd } \text{R1 } \text{R2}) =$   
 OK\_nextinstr  $ii(\text{register\_load } ii \ 1 \ \text{rd}(\text{read\_ireg } ii \ \text{R1})(\text{read\_ireg } ii \ \text{R2}))$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PLFD } \text{rd } \text{cst } \text{R1}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PLFDX } \text{rd } \text{R1 } \text{R2}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PLFS } \text{rd } \text{cst } \text{R1}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PLFSX } \text{rd } \text{R1 } \text{R2}) = \text{failureT}$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PLHA } \text{rd } \text{cst } \text{R1}) =$   
 OK\_nextinstr  $ii(\text{register\_load } ii \ 2 \ \text{rd}(\text{read\_ireg } ii \ \text{R1})(\text{const\_low } cst))$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PLHAX } \text{rd } \text{R1 } \text{R2}) =$   
 OK\_nextinstr  $ii(\text{register\_load } ii \ 2 \ \text{rd}(\text{read\_ireg } ii \ \text{R1})(\text{read\_ireg } ii \ \text{R2}))$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PLHZ } \text{rd } \text{cst } \text{R1}) =$   
 OK\_nextinstr  $ii(\text{register\_load } ii \ 2 \ \text{rd}(\text{read\_ireg } ii \ \text{R1})(\text{const\_low } cst))$ )  $\wedge$   
 (ppc\_exec\_instr  $ii(\text{PLHZX } \text{rd } \text{R1 } \text{R2}) =$   
 OK\_nextinstr  $ii(\text{register\_load } ii \ 2 \ \text{rd}(\text{read\_ireg } ii \ \text{R1})(\text{read\_ireg } ii \ \text{R2}))$ )  $\wedge$

(ppc\_exec\_instr  $ii(\text{PLWARX } rd \ ra \ rb)$  =  
OK\_nextinstr  $ii($   
seqT(effective\_address(gpr\_or\_zero  $ii \ ra$ )(read\_ireg  $ii \ rb$ ))  
 $(\lambda ea. \text{lockT}(\text{parT\_unit}(\text{write\_reserve\_bit} \ ii \ \mathbf{T}))(\text{parT\_unit}(\text{write\_reserve\_address} \ ii \ ea)(\text{seqT}(\text{load\_word} \ ii \ 4 \ ea)(\text{write\_reg} \ ii(\text{PPC\_IR } rd))))))) \wedge$

(ppc\_exec\_instr  $ii(\text{PLWZ } rd \ cst \ R1)$  =  
OK\_nextinstr  $ii(\text{register\_load} \ ii \ 4 \ rd(\text{read\_ireg} \ ii \ R1)(\text{const\_low} \ cst))) \wedge$

(ppc\_exec\_instr  $ii(\text{PLWZX } rd \ R1 \ R2)$  =  
OK\_nextinstr  $ii(\text{register\_load} \ ii \ 4 \ rd(\text{read\_ireg} \ ii \ R1)(\text{read\_ireg} \ ii \ R2))) \wedge$

(ppc\_exec\_instr  $ii(\text{PMFCRBIT } v162 \ v163)$  = failureT)  $\wedge$

(ppc\_exec\_instr  $ii(\text{PMFLR } rd)$  =  
OK\_nextinstr  $ii(\text{seqT}(\text{read\_reg} \ ii \ \text{PPC\_LR})(\text{write\_reg} \ ii(\text{PPC\_IR } rd))) \wedge$

(ppc\_exec\_instr  $ii(\text{PMR } rd \ R1)$  =  
OK\_nextinstr  $ii(\text{seqT}(\text{read\_ireg} \ ii \ R1)(\text{write\_reg} \ ii(\text{PPC\_IR } rd))) \wedge$

(ppc\_exec\_instr  $ii(\text{PMTCTR } R1)$  =  
OK\_nextinstr  $ii(\text{seqT}(\text{read\_ireg} \ ii \ R1)(\text{write\_reg} \ ii \ \text{PPC\_CTR})) \wedge$

(ppc\_exec\_instr  $ii(\text{PMTLR } R1)$  =  
OK\_nextinstr  $ii(\text{seqT}(\text{read\_ireg} \ ii \ R1)(\text{write\_reg} \ ii \ \text{PPC\_LR})) \wedge$

(ppc\_exec\_instr  $ii(\text{PMULLI } rd \ R1 \ cst)$  =  
OK\_nextinstr  $ii(\text{reg\_update} \ ii \ rd\$ * (\text{read\_ireg} \ ii \ R1)(\text{const\_low} \ cst))) \wedge$

(ppc\_exec\_instr  $ii(\text{PMULLW } rd \ R1 \ R2)$  =  
OK\_nextinstr  $ii(\text{reg\_update} \ ii \ rd\$ * (\text{read\_ireg} \ ii \ R1)(\text{read\_ireg} \ ii \ R2))) \wedge$

(ppc\_exec\_instr  $ii(\text{PNAND } rd \ R1 \ R2)$  =  
OK\_nextinstr  $ii(\text{reg\_update} \ ii \ rd(\lambda x \ y. \neg(x \& \& y))(\text{read\_ireg} \ ii \ R1)(\text{read\_ireg} \ ii \ R2))) \wedge$

(ppc\_exec\_instr  $ii(\text{PNOR } rd \ R1 \ R2)$  =  
OK\_nextinstr  $ii(\text{reg\_update} \ ii \ rd(\lambda x \ y. \neg(x \text{!!} y))(\text{read\_ireg} \ ii \ R1)(\text{read\_ireg} \ ii \ R2))) \wedge$

(ppc\_exec\_instr  $ii(\text{POR } rd \ R1 \ R2)$  =  
OK\_nextinstr  $ii(\text{reg\_update} \ ii \ rd\$ \text{!!} (\text{read\_ireg} \ ii \ R1)(\text{read\_ireg} \ ii \ R2))) \wedge$

(ppc\_exec\_instr  $ii(\text{PORC } rd \ R1 \ R2)$  =  
OK\_nextinstr  $ii(\text{reg\_update} \ ii \ rd(\lambda x \ y. x \text{!!} \neg y)(\text{read\_ireg} \ ii \ R1)(\text{read\_ireg} \ ii \ R2))) \wedge$

(ppc\_exec\_instr  $ii(\text{PORI } rd \ R1 \ cst)$  =  
OK\_nextinstr  $ii(\text{reg\_update} \ ii \ rd\$ \text{!!} (\text{read\_ireg} \ ii \ R1)(\text{const\_low} \ cst))) \wedge$

(ppc\_exec\_instr  $ii$ (PORIS  $rd\ R1\ cst$ ) =  
OK\_nextinstr  $ii$ (reg\_update  $ii\ rd\$!!(read\_ireg\ ii\ R1)(const\_high\ cst))$ )  $\wedge$

(ppc\_exec\_instr  $ii$ (PRLWINM  $rd\ R1\ sh\ mb\ me$ ) = failureT)  $\wedge$

(ppc\_exec\_instr  $ii$ (PSLW  $rd\ R1\ R2$ ) =  
OK\_nextinstr  $ii$ (reg\_update  $ii\ rd(\lambda x\ y.x \ll \mathbf{w2n}((w2w\ y) : \mathbf{word6}))$ (read\_ireg  $ii\ R1$ )(read\_ireg  $ii\ R2$ )))  $\wedge$

(ppc\_exec\_instr  $ii$ (PSRAW  $rd\ R1\ R2$ ) =  
OK\_nextinstr  $ii$ (parT\_unit(reg\_update  $ii\ rd(\lambda x\ y.x >> \mathbf{w2n}((w2w\ y) : \mathbf{word6}))$ (read\_ireg  $ii\ R1$ )(read\_ireg  $ii\ R2$ ))(no\_carry  $ii$ ))  $\wedge$

(ppc\_exec\_instr  $ii$ (PSRAWI  $rd\ R1\ sh$ ) =  
OK\_nextinstr  $ii$ (parT\_unit(reg\_update  $ii\ rd(\lambda x : word_{32}\ y : word_{32}.x >> \mathbf{w2n}((w2w\ y) : \mathbf{word6}))$ (read\_ireg  $ii\ R1$ ))(no\_carry  $ii$ ))  $\wedge$

(ppc\_exec\_instr  $ii$ (PSRW  $rd\ R1\ R2$ ) =  
OK\_nextinstr  $ii$ (reg\_update  $ii\ rd(\lambda x\ y.x \gg \mathbf{w2n}((w2w\ y) : \mathbf{word6}))$ (read\_ireg  $ii\ R1$ )(read\_ireg  $ii\ R2$ )))  $\wedge$

(ppc\_exec\_instr  $ii$ (PSTB  $rd\ cst\ R1$ ) =  
OK\_nextinstr  $ii$ (register\_store  $ii\ 1\ rd$ (read\_ireg  $ii\ R1$ )(const\_low  $cst$ )))  $\wedge$

(ppc\_exec\_instr  $ii$ (PSTBX  $rd\ R1\ R2$ ) =  
OK\_nextinstr  $ii$ (register\_store  $ii\ 1\ rd$ (read\_ireg  $ii\ R1$ )(read\_ireg  $ii\ R2$ )))  $\wedge$

(ppc\_exec\_instr  $ii$ (PSTFD  $rd\ cst\ R1$ ) = failureT)  $\wedge$

(ppc\_exec\_instr  $ii$ (PSTFDX  $rd\ R1\ R2$ ) = failureT)  $\wedge$

(ppc\_exec\_instr  $ii$ (PSTFS  $rd\ cst\ R1$ ) = failureT)  $\wedge$

(ppc\_exec\_instr  $ii$ (PSTFSX  $rd\ R1\ R2$ ) = failureT)  $\wedge$

(ppc\_exec\_instr  $ii$ (PSTH  $rd\ cst\ R1$ ) =  
OK\_nextinstr  $ii$ (register\_store  $ii\ 2\ rd$ (read\_ireg  $ii\ R1$ )(const\_low  $cst$ )))  $\wedge$

(ppc\_exec\_instr  $ii$ (PSTHX  $rd\ R1\ R2$ ) =  
OK\_nextinstr  $ii$ (register\_store  $ii\ 2\ rd$ (read\_ireg  $ii\ R1$ )(read\_ireg  $ii\ R2$ )))  $\wedge$

(ppc\_exec\_instr  $ii$ (PSTWCX  $rs\ ra\ rb$ ) =  
OK\_nextinstr  $ii$ (  
seqT(parT(effective\_address(gpr\_or\_zero  $ii\ ra$ )(read\_ireg  $ii\ rb$ ))  
(read\_reserve\_bit  $ii$ ))  
( $\lambda(ea, reserve).$   
**if**  $reserve$  **then**  
lockT(parT\_unit(seqT(read\_ireg  $ii\ rs$ )( $\lambda x. store\_word\ ii\ 4\ ea\ x$ ))  
(parT\_unit(set\_CR0\_to\_00xNONE  $ii\ \mathbf{T}$ )  
(write\_reserve\_bit  $ii\ \mathbf{F}$ )))  
**else**

$(\text{set\_CR0\_to\_00xNONE } ii \mathbf{T})) \wedge$   
 $(\text{ppc\_exec\_instr } ii(\text{PSTW } rd \ cst \text{ R1}) =$   
 $\text{OK\_nextinstr } ii(\text{register\_store } ii \ 4 \ rd(\text{read\_ireg } ii \text{ R1})(\text{const\_low } cst))) \wedge$   
 $(\text{ppc\_exec\_instr } ii(\text{PSTWX } rd \text{ R1 R2}) =$   
 $\text{OK\_nextinstr } ii(\text{register\_store } ii \ 4 \ rd(\text{read\_ireg } ii \text{ R1})(\text{read\_ireg } ii \text{ R2}))) \wedge$   
 $(\text{ppc\_exec\_instr } ii(\text{PSUBFC } rd \text{ R1 R2}) =$   
 $\text{OK\_nextinstr } ii(\text{parT\_unit}(\text{reg\_update } ii \ rd\$ - (\text{read\_ireg } ii \text{ R2})(\text{read\_ireg } ii \text{ R1}))$   
 $(\text{no\_carry } ii))) \wedge$   
 $(\text{ppc\_exec\_instr } ii(\text{PSUBFIC } rd \text{ R1 cst}) =$   
 $\text{OK\_nextinstr } ii(\text{parT\_unit}(\text{reg\_update } ii \ rd\$ - (\text{const\_low } cst)(\text{read\_ireg } ii \text{ R1}))$   
 $(\text{no\_carry } ii))) \wedge$   
 $(\text{ppc\_exec\_instr } ii(\text{PSYNC}) =$   
 $\text{OK\_nextinstr } ii(\text{syncT } ii)) \wedge$   
 $(\text{ppc\_exec\_instr } ii(\text{PXOR } rd \text{ R1 R2}) =$   
 $\text{OK\_nextinstr } ii(\text{reg\_update } ii \ rd\$??(\text{read\_ireg } ii \text{ R1})(\text{read\_ireg } ii \text{ R2}))) \wedge$   
 $(\text{ppc\_exec\_instr } ii(\text{PXORI } rd \text{ R1 cst}) =$   
 $\text{OK\_nextinstr } ii(\text{reg\_update } ii \ rd\$??(\text{read\_ireg } ii \text{ R1})(\text{const\_low } cst))) \wedge$   
 $(\text{ppc\_exec\_instr } ii(\text{PXORIS } rd \text{ R1 cst}) =$   
 $\text{OK\_nextinstr } ii(\text{reg\_update } ii \ rd\$??(\text{read\_ireg } ii \text{ R1})(\text{const\_high } cst)))$

# **Part XVI**

## **ppc\_decoder**

```

ppc_match_step name =
if name = "0" then DF else
if name = "1" then DT else
if mem name ["A"; "B"; "C"; "D"; "S"; "BI"; "crbA"; "crbB"; "crbD"; "SH"; "MB"; "ME"] then
  assign_drop name 5
else if mem name ["BD"] then
  assign_drop name 14
else if mem name ["SIMM"; "UIMM"; "d"] then
  assign_drop name 16
else if mem name ["LI"] then
  assign_drop name 24
else if mem name ["AA"; "Rc"; "OE"; "y"; "z"] then
  assign_drop name 1
else
  option_fail

```

ppc\_decode = *match-list* ppc\_match\_step(*REVERSE o tokenise*) $(\lambda k\; x.\text{SOME}\;(k(\text{fst}\; x)))^{\wedge} ppc\_syntax$

## **Part XVII**

**ppc-**

```
iiid_dummy =⟨ proc := 0; poi := 0⟩
```

```
PPC_NEXT s =
let pc = PREAD_R PPC_PC s in
let w0 = PREAD_M(pc + 0w)s in
let w1 = PREAD_M(pc + 1w)s in
let w2 = PREAD_M(pc + 2w)s in
let w3 = PREAD_M(pc + 3w)s in
let raw_instruction = w2bits(the w0) ++ w2bits(the w1) ++ w2bits(the w2) ++ w2bits(the w3) in
let i = ppc_decode raw_instruction in
let s' = ppc_exec_instr iiid_dummy(the i)s in
if ¬(pc & & 3w = 0w) ∨ mem NONE [w0; w1; w2; w3] ∨ (i = NONE) ∨ (s' = NONE) then NONE
else SOME (snd(the s'))
```

# **Part XVIII**

## **ppc\_seq\_monad**

```
type_abbrev ppc_state : (ppc_reg32 → word32)##(ppc_bit → bool option)##(word32 → word8 option)##bool##word32
```

PREAD\_R  $rd((r, s, m, rb, ra) : \text{ppc\_state}) = r \ rd$

PREAD\_S  $rd((r, s, m, rb, ra) : \text{ppc\_state}) = s \ rd$

PREAD\_M  $rd((r, s, m, rb, ra) : \text{ppc\_state}) = m \ rd$

PWRITE\_R  $rd \ x(r, s, m, rb, ra) = ((rd = +x)r, s, m, rb, ra) : \text{ppc\_state}$

PWRITE\_S  $rd \ x(r, s, m, rb, ra) = (r, (rd = +x)s, m, rb, ra) : \text{ppc\_state}$

PWRITE\_M  $rd \ x(r, s, m, rb, ra) = (r, s, (rd = +x)m, rb, ra) : \text{ppc\_state}$

PREAD\_REVERSE\_BIT( $(r, s, m, rb, ra) : \text{ppc\_state}$ ) =  $rb$

PREAD\_REVERSE\_ADDRESS( $(r, s, m, rb, ra) : \text{ppc\_state}$ ) =  $ra$

PWRITE\_REVERSE\_BIT  $x((r, s, m, rb, ra) : \text{ppc\_state}) = ((r, s, m, x, ra) : \text{ppc\_state})$

PWRITE\_REVERSE\_ADDRESS  $x((r, s, m, rb, ra) : \text{ppc\_state}) = ((r, s, m, rb, x) : \text{ppc\_state})$

**type\_abbrev** M : ppc\_state → ('a#ppc\_state) option

(constT\_seq : 'a → 'a M)x =  $\lambda y.\text{SOME } (x, y)$

(addT\_seq : 'a → 'b M → ('a#'b)M)x s =  
 $\lambda y.\text{case } s \ y \ \text{of} \ \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } (z, t) \rightarrow \text{SOME } ((x, z), t)$

(lockT\_seq : 'a M → 'a M)s = s

(syncT\_seq : iid → unit M)x = constT\_seq()

(failureT\_seq : 'a M) =  $\lambda y.\text{NONE}$

(seqT\_seq : 'a M → ('a → 'b M) → 'b M)s f =  
 $\lambda y.\text{case } s \ y \ \text{of} \ \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } (z, t) \rightarrow f \ z \ t$

```
(parT_seq : 'a M → 'b M → ('a#'b)M)s t =
λy.case s y of NONE → NONE || SOME (a, z) →
  case t z of NONE → NONE || SOME (b, x) → SOME ((a, b), x)
```

```
(parT_unit_seq : unit M → unit M → unit M)s t =
λy.case s y of NONE → NONE || SOME (a, z) →
  case t z of NONE → NONE || SOME (b, x) → SOME ((), x)
```

```
(write_reg_seq ii r x) : unit M =
λs.SOME ((), PWRITE_R r x s)
```

```
(read_reg_seq ii r) : word32 M =
λs.SOME (PREAD_R r s, s)
```

```
(write_status_seq ii f x) : unit M =
(λs.SOME ((), PWRITE_S f x s))
```

```
(read_status_seq ii f) : bool M =
(λs.case PREAD_S f s of NONE → NONE || SOME b → SOME (b, s))
```

```
(write_mem8_seq ii a x) : unit M =
(λs.case PREAD_M a s of NONE → NONE || SOME y → SOME ((), PWRITE_M a(SOME x)s))
```

```
(read_mem8_seq ii a) : word8 M =
(λs.case PREAD_M a s of NONE → NONE || SOME x → SOME (x, s))
```

```
(read_mem32_seq ii a) : word32 M =
seqT_seq(parT_seq(read_mem8_seq ii(a + 0w))(parT_seq(read_mem8_seq ii(a + 1w))
  (parT_seq(read_mem8_seq ii(a + 2w))(read_mem8_seq ii(a + 3w))))))
(λ(x0, x1, x2, x3). constT_seq(bytes2word[x0; x1; x2; x3]))
```

```
(write_mem32_seq ii a w) : unit M =
(let bs = word2bytes 4 w in
  parT_unit_seq(write_mem8_seq ii(a + 0w)(EL 0 bs))(parT_unit_seq(write_mem8_seq ii(a + 1w)(EL 1 bs))
  (parT_unit_seq(write_mem8_seq ii(a + 2w)(EL 2 bs))(write_mem8_seq ii(a + 3w)(EL 3 bs)))))
```

```
(write_reserve_bit_seq(ii : iid)x) : unit M =
λs.SOME ((), PWRITE_REVERSE_BIT x s)
```

```
(read_reserve_bit_seq(ii : iid)) : bool M =
λs.SOME (PREAD_REVERSE_BIT s, s)
```

```

(write_reserve_address_seq(ii : iid)x) : unit M =
λs.SOME (((), PWRITE_REVERSE_ADDRESS x s))

(read_reserve_address_seq(ii : iid)) : word32 M =
λs.SOME (PREAD_REVERSE_ADDRESS s, s)

(constT : 'a → 'a M) = constT_seq

(addT : 'a → 'b M → ('a#'b)M) = addT_seq

(lockT : unit M → unit M) = lockT_seq

(syncT : iid → unit M) = syncT_seq

(failureT : unit M) = failureT_seq

(control_seqT : 'a M → (('a → 'b M) → 'b M)) = seqT_seq

(seqT : 'a M → (('a → 'b M) → 'b M)) = seqT_seq

(parT : 'a M → ('a#'b)M) = parT_seq

(parT_unit : unit M → unit M → unit M) = parT_unit_seq

(write_reg : iid → ppc_reg32 → word32 → unit M) = write_reg_seq

(read_reg : iid → ppc_reg32 → word32 M) = read_reg_seq

(write_status : iid → ppc_bit → bool option → unit M) = write_status_seq

(read_status : iid → ppc_bit → bool M) = read_status_seq

(write_mem8 : iid → word32 → word8 → unit M) = write_mem8_seq

(read_mem8 : iid → word32 → word8 M) = read_mem8_seq

(write_mem32 : iid → word32 → word32 → unit M) = write_mem32_seq

(read_mem32 : iid → word32 → word32 M) = read_mem32_seq

(write_reserve_bit : iid → bool → unit M) = write_reserve_bit_seq

(read_reserve_bit : iid → bool M) = read_reserve_bit_seq

(write_reserve_address : iid → word32 → unit M) = write_reserve_address_seq

(read_reserve_address : iid → word32 M) = read_reserve_address_seq

option_apply x f = if x = NONE then NONE else f(the x)

```

# **Part XIX**

## **ppc\_event\_monad**

```
type_abbrev M : eiid_state → ((eiid_state#'a#(ppc_reg event_structure))set)
```

```
event_structure_empty =⟨ events :={}; intra_causality_data :={}; intra_causality_control :={}; atomicity :={}⟩
```

```
event_structure_lock es =⟨ events := es.events; intra_causality_data := es.intra_causality_data; intra_causality_control := es.intra_causality_control; atomicity := es.atomicity ⟩
```

```
event_structure_union es1 es2 =
⟨ events := es1.events ∪ es2.events;
  intra_causality_data := es1.intra_causality_data ∪ es2.intra_causality_data;
  intra_causality_control := es1.intra_causality_control ∪ es2.intra_causality_control;
  atomicity := es1.atomicity ∪ es2.atomicity⟩
```

```
event_structure_bigunion(ess : (ppc_reg event_structure)set) =
⟨ events := bigunion{es.events | es ∈ ess};
  intra_causality_data := bigunion{es.intra_causality_data | es ∈ ess};
  intra_causality_control := bigunion{es.intra_causality_control | es ∈ ess};
  atomicity := bigunion{es.atomicity | es ∈ ess}⟩
```

```
event_structure_seq_union es1 es2 =
⟨ events := es1.events ∪ es2.events;
  intra_causality_data := es1.intra_causality_data
    ∪ es2.intra_causality_data
    ∪ {(e1, e2)
      | e1 ∈ (maximal_elements es1.events es1.intra_causality_data)
        ∧ e2 ∈ (minimal_elements es2.events es2.intra_causality_data)};
  intra_causality_control := es1.intra_causality_control
    ∪ es2.intra_causality_control;
  atomicity := es1.atomicity ∪ es2.atomicity⟩
```

```
event_structure_control_seq_union es1 es2 =
⟨ events := es1.events ∪ es2.events;
  intra_causality_data := es1.intra_causality_data
    ∪ es2.intra_causality_data;
  intra_causality_control := es1.intra_causality_control
    ∪ es2.intra_causality_control
    ∪ {(e1, e2)
      | e1 ∈ (maximal_elements es1.events es1.intra_causality_control)
        ∧ e2 ∈ (minimal_elements es2.events es2.intra_causality_control)};
  atomicity := es1.atomicity ∪ es2.atomicity⟩
```

```
(mapT_ev : ('a → 'b) → 'a M → 'b M)f s =
```

```
λ eiid_next : eiid_state.
```

```
let t = s eiid_next in
  { (eiid_next', f x, es)
    | (eiid_next', x, es) ∈ t }
```

$$(\text{choiceT\_ev} : 'a \text{ M} \rightarrow 'a \text{ M} \rightarrow 'a \text{ M})s\ s' = \\ \lambda eiid\_next : \text{eiid\_state}.s\ eiid\_next \cup s'\ eiid\_next$$

$$(\text{constT\_ev} : 'a \rightarrow 'a \text{ M})x = \lambda eiid\_next.\{(eiid\_next, x, \text{event\_structure\_empty})\}$$

$$(\text{addT\_ev} : 'a \rightarrow 'b \text{ M} \rightarrow ('a \# 'b)\text{M})x\ s = \\ \lambda eiid\_next.\text{let } t : (\text{eiid\_state} \# 'b \# (\text{ppc\_reg event\_structure}))\text{set} = s\ eiid\_next \text{ in} \\ \text{image}(\lambda(eiid\_next', v, es).(eiid\_next', (x, v), es))t$$

$$(\text{lockT\_ev} : 'a \text{ M} \rightarrow 'a \text{ M})s = \\ \lambda eiid\_next.\text{let } t : (\text{eiid\_state} \# 'a \# (\text{ppc\_reg event\_structure}))\text{set} = s\ eiid\_next \text{ in} \\ \text{image}(\lambda(eiid\_next', v, es).(eiid\_next', v, \text{event\_structure\_lock } es))t$$

$$(\text{failureT\_ev} : 'a \text{ M}) = \lambda eiid\_next.\{\}$$

$$(\text{condT\_ev} : \text{bool} \rightarrow \text{unit M} \rightarrow \text{unit M})b\ s = \\ \text{if } b \text{ then } s \text{ else constT\_ev}()$$

$$(\text{seqT\_ev} : 'a \text{ M} \rightarrow ('a \rightarrow 'b \text{ M}) \rightarrow 'b \text{ M})s\ f = \\ \lambda eiid\_next : \text{eiid\_state}. \\ \text{let } t = s\ eiid\_next \text{ in} \\ \text{bigunion}\{\text{let } t' = f\ x\ eiid\_next' \text{ in} \\ \{(eiid\_next'', x', \text{event\_structure\_seq\_union } es\ es') \\ | (eiid\_next'', x', es') \in t'\} \\ | (eiid\_next', x, es) \in t\}$$

$$(\text{control\_seqT\_ev} : 'a \text{ M} \rightarrow ('a \rightarrow 'b \text{ M}) \rightarrow 'b \text{ M})s\ f = \\ \lambda eiid\_next : \text{eiid\_state}. \\ \text{let } t = s\ eiid\_next \text{ in} \\ \text{bigunion}\{\text{let } t' = f\ x\ eiid\_next' \text{ in} \\ \{(eiid\_next'', x', \text{event\_structure\_control\_seq\_union } es\ es') \\ | (eiid\_next'', x', es') \in t'\} \\ | (eiid\_next', x, es) \in t\}$$

$$(\text{parT\_ev} : 'a \text{ M} \rightarrow 'b \text{ M} \rightarrow ('a \# 'b)\text{M})s\ s' = \\ \lambda eiid\_next : \text{eiid\_state}. \\ \text{let } t = s\ eiid\_next \text{ in} \\ \text{bigunion}\{\text{let } t' = s'\ eiid\_next' \text{ in} \\ \{(eiid\_next'', (x, x'), \text{event\_structure\_union } es\ es') \\ | (eiid\_next'', x', es') \in t'\} \\ | (eiid\_next', x, es) \in t\}$$

```

(write_status_ev : unit M → unit M → unit M) s s' =
λeiid_next : eiid_state.
let t = s eiid_next in
bigunion{let t' = s' eiid_next' in
  {(eiid_next'', (), event_structure_union es es')
   | (eiid_next'', (), es') ∈ t'}
  | (eiid_next', (), es) ∈ t}

(write_location_ev ii l x) : unit M =
λeiid_next.{(eiid_next',
  (),
  { events := { { eiid := eiid';
    iiid := ii;
    action := ACCESS W l x } };
    intra_causality_data := {};
    intra_causality_control := {};
    atomicity := { } } ) | (eiid', eiid_next') ∈ next_eiid eiid_next}

(read_location_ev ii l) : value M =
λeiid_next.{(eiid_next',
  x,
  { events := { { eiid := eiid';
    iiid := ii;
    action := ACCESS R l x } };
    intra_causality_data := {};
    intra_causality_control := {};
    atomicity := { } } )
  | x ∈ UNIV ∧ (eiid', eiid_next') ∈ next_eiid eiid_next}

(syncT_ev ii) : unit M =
λeiid_next.{(eiid_next',
  (),
  { events := { { eiid := eiid';
    iiid := ii;
    action := BARRIER SYNC } };
    intra_causality_data := {};
    intra_causality_control := {};
    atomicity := { } } ) | (eiid', eiid_next') ∈ next_eiid eiid_next}

(write_reg_ev ii r x) : unit M =
write_location_ev ii(LOCATION_REG ii.proc(REG32 r))x

(read_reg_ev ii r) : value M =
read_location_ev ii(LOCATION_REG ii.proc(REG32 r))

```

```
(write_status_ev ii f x) : unit M =
case x of
  SOME b → write_location_ev ii(LOCATION_REG ii.proc(REGBIT f))(if b then 1w else 0w)
  || NONE → choiceT_ev(write_location_ev ii(LOCATION_REG ii.proc(REGBIT f))1w)
              (write_location_ev ii(LOCATION_REG ii.proc(REGBIT f))0w)
```

```
(read_status_ev ii f) : bool M =
seqT_ev(read_location_ev ii(LOCATION_REG ii.proc(REGBIT f)))(λw. constT_ev(w[0]))
```

aligned32 *a* = ((*a*&&3w) = 0w)

```
(write_mem8_ev ii a x) = failureT_ev
```

```
(read_mem8_ev ii a) = failureT_ev
```

```
(write_mem32_ev ii a(x : word32)) : unit M =
if aligned32 a then
  write_location_ev ii(LOCATION_MEM a)x
else
  failureT_ev
```

```
(read_mem32_ev ii a) : word32 M =
if aligned32 a then
  read_location_ev ii(LOCATION_MEM a)
else
  failureT_ev
```

```
(write_reserve_bit_ev(ii : iiid)x) : unit M =
write_location_ev ii(LOCATION_RES ii.proc)(if x then 1w else 0w)
```

```
(read_reserve_bit_ev(ii : iiid)) : bool M =
seqT_ev(read_location_ev ii(LOCATION_RES ii.proc))(λw. constT_ev(w[0]))
```

```
(write_reserve_address_ev(ii : iiid)x) : unit M =
write_location_ev ii(LOCATION_RES_ADDR ii.proc)x
```

```
(read_reserve_address_ev(ii : iiid)) : word32 M =
read_location_ev ii(LOCATION_RES_ADDR ii.proc)
```

(constT : '*a* → '*a* M) = constT\_ev

(addT : '*a* → '*b* M → ('*a*#'*b*)M) = addT\_ev

$$(\text{lockT} : \text{unit } M \rightarrow \text{unit } M) = \text{lockT\_ev}$$

$$(\text{syncT} : iid \rightarrow \text{unit } M) = \text{syncT\_ev}$$

$$(\text{failureT} : \text{unit } M) = \text{failureT\_ev}$$

$$(\text{seqT} : 'a M \rightarrow (('a \rightarrow 'b M) \rightarrow 'b M)) = \text{seqT\_ev}$$

$$(\text{control\_seqT} : 'a M \rightarrow (('a \rightarrow 'b M) \rightarrow 'b M)) = \text{control\_seqT\_ev}$$

$$(\text{parT} : 'a M \rightarrow 'b M \rightarrow ('a \# 'b)M) = \text{parT\_ev}$$

$$(\text{parT\_unit} : \text{unit } M \rightarrow \text{unit } M \rightarrow \text{unit } M) = \text{parT\_unit\_ev}$$

$$(\text{write\_reg} : iid \rightarrow ppc\_reg32 \rightarrow \text{word32} \rightarrow \text{unit } M) = \text{write\_reg\_ev}$$

$$(\text{read\_reg} : iid \rightarrow ppc\_reg32 \rightarrow \text{word32 } M) = \text{read\_reg\_ev}$$

$$(\text{write\_status} : iid \rightarrow ppc\_bit \rightarrow \text{bool option} \rightarrow \text{unit } M) = \text{write\_status\_ev}$$

$$(\text{read\_status} : iid \rightarrow ppc\_bit \rightarrow \text{bool } M) = \text{read\_status\_ev}$$

$$(\text{write\_mem8} : iid \rightarrow \text{word32} \rightarrow \text{word8} \rightarrow \text{unit } M) = \text{write\_mem8\_ev}$$

$$(\text{read\_mem8} : iid \rightarrow \text{word32} \rightarrow \text{word8 } M) = \text{read\_mem8\_ev}$$

$$(\text{write\_mem32} : iid \rightarrow \text{word32} \rightarrow \text{word32} \rightarrow \text{unit } M) = \text{write\_mem32\_ev}$$

$$(\text{read\_mem32} : iid \rightarrow \text{word32} \rightarrow \text{word32 } M) = \text{read\_mem32\_ev}$$

$$(\text{write\_reserve\_bit} : iid \rightarrow \text{bool} \rightarrow \text{unit } M) = \text{write\_reserve\_bit\_ev}$$

$$(\text{read\_reserve\_bit} : iid \rightarrow \text{bool } M) = \text{read\_reserve\_bit\_ev}$$

$$(\text{write\_reserve\_address} : iid \rightarrow \text{word32} \rightarrow \text{unit } M) = \text{write\_reserve\_address\_ev}$$

$$(\text{read\_reserve\_address} : iid \rightarrow \text{word32 } M) = \text{read\_reserve\_address\_ev}$$

## **Part XX**

### **ppc\_program**

```

type_abbrev program_Pinstruction : (address → (Pinstruction#num) option)

(ppc_decode_program_fun : program_word8 → address → (Pinstruction#num) option) prog_word8 a =
if (a&&3w = 0w) then NONE
else
let w0 = prog_word8(a + 0w) in
let w1 = prog_word8(a + 1w) in
let w2 = prog_word8(a + 2w) in
let w3 = prog_word8(a + 3w) in
if mem NONE [w0; w1; w2; w3] then NONE else
let raw_instruction = w2bits(the w0) + +w2bits(the w1) + +w2bits(the w2) + +w2bits(the w3) in
let io = ppc_decode raw_instruction in
case io of
    NONE → NONE
  || SOME i → SOME (i, 4)

(ppc_decode_program_rel : program_word8 → program_Pinstruction → bool)
prog_word8 prog_Xinst =
forall a.case prog_Xinst a of
    NONE → T
  || SOME (inst, n) → ppc_decode_program_fun prog_word8 a = SOME (inst, n)

ppc_event_execute = ppc_event_opsem $ppc_exec_instr

ppc_execute_with_pc_check ii inst pc =
let s = (ppc_event_execute ii inst){} in
{E
  |  $\exists eiid\_next \ x.$ 
    (eiid_next, x, E) ∈ s  $\wedge$ 
     $\forall v \ ev.((ev.action = (\text{ACCESS R(LOCATION\_REG } ii.\text{proc(REG32 PPC\_PC))} v)) \wedge$ 
      ev ∈ E.events) \implies (v = pc)
}
}

(ppc_event_structures_of_run_skeleton : program_Pinstruction → run_skeleton → (ppc_reg event_structure)set)
prog_Pinstruction rs =
let Ess = {ppc_execute_with_pc_check{ proc := p; poi := i} inst pc |  $\exists n.$ 
  (rs p i = SOME pc)  $\wedge$  (SOME (inst, n) = prog_Pinstruction pc)}
in
{event_structure_bigunion Es | Es ∈ all_choices Ess}

(ppc_semantics : program_word8 → (ppc_reg state_constraint) →
(run_skeleton#program_Pinstruction#(((ppc_reg event_structure)##(ppc_reg execution_witness)set))set))set)
prog_word8 initial_state =

let x1 = {(rs, prog_Xinst) | rs, prog_Xinst | run_skeleton_wf(DOMAIN prog_Xinst)rs  $\wedge$ 
  ppc_decode_program_rel prog_word8 prog_Xinst} in

```

```
let x2 = {(rs, prog-Xinst, Es) | (rs, prog-Xinst) ∈ x1 ∧
                                (Es = ppc_event_structures_of_run_skeleton prog-Xinst rs)} in

let x3 = {(rs, prog-Xinst, {(E, Xs) | E ∈ Es ∧
                           (Xs = {X | valid_execution E X ∧
                                     (X.initial_state = initial_state)})})}
          | (rs, prog-Xinst, Es) ∈ x2} in
x3
```

# Index

*action*, 4  
*ADD*, 28  
*addr\_mode1*, 27  
*addr\_mode2*, 28  
*address\_or\_data\_dependency\_load\_load*, 10  
*address\_or\_data\_or\_control\_dependency\_load\_stor*, 10  
*ARMcp\_registers*, 15  
*ARMexception*, 15  
*ARMextensions*, 16  
*ARMinfo*, 16  
*ARMinstruction*, 22  
*ARMmode*, 15  
*ARMpsr*, 15  
*ARMreg*, 15  
*ARMsctlr*, 15  
*ARMstatus*, 15  
*ARMversion*, 15  
*ASR*, 27  
*assertT*, 67  
*AWRITE\_EXCL*, 37  
*AWRITE\_MEM*, 37  
*AWRITE\_PSR*, 37  
*AWRITE\_REG*, 37  
*bindT*, 41, 49  
*bindT\_ev*, 45  
*bindT\_seq*, 37  
*bit\_update*, 66  
*branch\_exec*, 30  
*branch\_write\_pc*, 26  
*breakpoint\_exec*, 33  
*check\_atomicity*, 12  
*check\_dmb\_arm*, 11  
*check\_sync\_power\_2\_05*, 11  
*choiceT\_ev*, 45, 84  
*condition\_decode*, 52  
*condition\_passed*, 26  
*conditional*, 66  
*condT*, 41, 49  
*condT\_ev*, 45, 84  
*condT\_seq*, 38  
*const\_high*, 66  
*const\_low*, 66  
*constT*, 41, 48, 81, 86  
*constT\_ev*, 45, 84  
*constT\_seq*, 37, 79

*control\_seqT*, 81, 87  
*control\_seqT\_ev*, 45, 84  
*data\_memory\_barrier\_exec*, 34  
*data\_processing\_exec*, 30  
*decode\_psr*, 17  
*dirn*, 4  
*discardT*, 41, 49  
*discardT\_ev*, 45  
*discardT\_seq*, 38  
*dmbT*, 42, 50  
*dmbT\_ev*, 48  
*dmbT\_seq*, 40  
*effective\_address*, 67  
*encode\_psr*, 18  
*EOR*, 29  
*event*, 4  
*event\_structure*, 4  
*event\_structure\_bigunion*, 44, 83  
*event\_structure\_control\_seq\_union*, 44, 83  
*event\_structure\_empty*, 44, 83  
*event\_structure\_lock*, 44, 83  
*event\_structure\_seq\_union*, 44, 83  
*event\_structure\_union*, 44, 83  
*exception\_exec*, 29  
*exception\_to\_address*, 26  
*exception\_to\_mode*, 25  
*exclusive\_monitors\_passT*, 42, 50  
*exclusive\_monitors\_passT\_ev*, 48  
*exclusive\_monitors\_passT\_seq*, 39  
*ExclusiveMonitors*, 16  
*execution\_witness*, 4  
*failureT*, 41, 49, 81, 87  
*failureT\_ev*, 45, 84  
*failureT\_seq*, 37, 79  
*FIX*, 11  
*FullAddress*, 16  
*get\_mem\_l\_stores*, 10  
*goto\_label*, 67  
*gpr\_or\_zero*, 67  
*iiid*, 2  
*iiid\_dummy*, 77  
*iiids*, 8  
*immediate*, 27  
*inc\_pc*, 26  
*initial\_eiid\_state*, 5  
*InstrSet*, 16  
*intra\_causality*, 9  
*is\_barrier*, 8  
*is\_sync*, 8  
*load*, 8  
*load\_exclusive\_exec*, 32  
*load\_store\_exec*, 31  
*load\_word*, 67  
*loc*, 7  
*local\_register\_data\_dependency*, 9  
*location*, 4  
*location\_res\_value*, 12  
*lockT*, 41, 48, 81, 86  
*lockT\_ev*, 45, 84  
*lockT\_seq*, 38, 79  
*LSL*, 26  
*LSR*, 27  
*mapT\_ev*, 44, 83  
*MBReqDomain*, 17  
*MBReqTypes*, 17  
*mem\_access*, 7  
*mem\_load*, 7  
*mem\_store*, 7  
*MemoryAttributes*, 16  
*MemType*, 16  
*mode\_to\_psr*, 25  
*mode\_to\_word5*, 25  
*multiply\_exec*, 30  
*multiply\_long\_exec*, 31  
*next\_eiid*, 5  
*no\_carry*, 67  
*OK\_nextinstr*, 66  
*option\_apply*, 42, 81  
*ORR*, 29  
*OUR\_INFO*, 47  
*OUR\_INSTR\_SET*, 47  
*OUR\_MODE*, 47  
*OUR\_SCTLR*, 47  
*OUR\_VERSION*, 47  
*parT*, 41, 49, 81, 87  
*parT\_ev*, 45, 84  
*parT\_seq*, 37, 79  
*parT\_unit*, 49, 81, 87  
*parT\_unit\_ev*, 46, 84  
*parT\_unit\_seq*, 80

*Pinstruction*, 63  
*po*, 8  
*po\_iico\_both*, 9  
*po\_iico\_data*, 9  
*po\_strict*, 9  
*ppc\_bit*, 59  
*ppc\_decode*, 75  
*ppc\_decode\_program\_fun*, 89  
*ppc\_decode\_program\_rel*, 89  
*ppc\_event\_execute*, 89  
*ppc\_event\_structures\_of\_run\_skeleton*, 89  
*ppc\_exec\_instr*, 68  
*ppc\_execute\_with\_pc\_check*, 89  
*ppc\_match\_step*, 75  
*PPC\_NEXT*, 77  
*ppc\_reg*, 61  
*ppc\_reg32*, 59  
*ppc\_semantics*, 89  
*ppc\_sint\_cmp*, 66  
*ppc\_uint\_cmp*, 66  
*PREAD\_M*, 79  
*PREAD\_R*, 79  
*PREAD\_REVERSE\_ADDRESS*, 79  
*PREAD\_REVERSE\_BIT*, 79  
*PREAD\_S*, 79  
*preserved\_coherence\_order*, 10  
*preserved\_program\_order*, 10  
*preserved\_program\_order\_mem\_loc*, 10  
*proc*, 7  
*procs*, 8  
*PWRITE\_M*, 79  
*PWRITE\_R*, 79  
*PWRITE\_REVERSE\_ADDRESS*, 79  
*PWRITE\_REVERSE\_BIT*, 79  
*PWRITE\_S*, 79  
*read\_bit\_word*, 66  
*read\_endian\_seq*, 38  
*read\_flags*, 42, 49  
*read\_flags\_ev*, 47  
*read\_flags\_seq*, 38  
*read\_info*, 41, 49  
*read\_info\_ev*, 47  
*read\_info\_seq*, 39  
*read\_instr\_set*, 42, 49  
*read\_instr\_set\_ev*, 47  
*read\_instr\_set\_seq*, 38  
*read\_ireg*, 67  
*read\_location\_ev*, 46, 85  
*read\_location\_res\_value*, 12  
*read\_mem16*, 42, 50  
*read\_mem16\_ev*, 48  
*read\_mem16\_seq*, 41  
*read\_mem32*, 42, 50, 81, 87  
*read\_mem32\_ev*, 48, 86  
*read\_mem32\_seq*, 41, 80  
*read\_mem8*, 42, 50, 81, 87  
*read\_mem8\_ev*, 48, 86  
*read\_mem8\_seq*, 41, 80  
*read\_mem\_aux*, 67  
*read\_mode*, 42, 49  
*read\_mode\_ev*, 47  
*read\_mode\_seq*, 38  
*read\_most\_recent\_value*, 11  
*read\_psr*, 42, 49  
*read\_psr\_ev*, 47  
*read\_psr\_seq*, 38  
*read\_reg*, 42, 49, 81, 87  
*read\_reg\_ev*, 47, 85  
*read\_reg\_seq*, 38, 80  
*read\_regm*, 25  
*read\_reserve\_address*, 81, 87  
*read\_reserve\_address\_ev*, 86  
*read\_reserve\_address\_seq*, 81  
*read\_reserve\_bit*, 81, 87  
*read\_reserve\_bit\_ev*, 86  
*read\_reserve\_bit\_seq*, 80  
*read\_sctlr*, 42, 49  
*read\_sctlr\_ev*, 47  
*read\_sctlr\_seq*, 39  
*read\_status*, 81, 87  
*read\_status\_ev*, 86  
*read\_status\_seq*, 80  
*read\_version*, 42, 49  
*read\_version\_ev*, 47  
*read\_version\_seq*, 39  
*reads*, 8  
*reg\_access*, 7  
*reg\_load*, 7  
*reg\_or\_mem\_location*, 7  
*reg\_or\_mem\_or\_resaddr*, 8  
*reg\_store*, 7  
*reg\_update*, 66  
*register\_load*, 67  
*register\_store*, 67  
*ROR*, 27  
*rotate\_mem32*, 29  
*run\_skeleton\_wf*, 5

*same\_granule*, 12  
*seqT*, 41, 49, 81, 87  
*seqT\_ev*, 45, 84  
*seqT\_seq*, 37, 79  
*set\_CR0\_to\_00xNONE*, 68  
*set\_exclusive\_monitorsT*, 42, 50  
*set\_exclusive\_monitorsT\_ev*, 48  
*set\_exclusive\_monitorsT\_seq*, 39  
*shift\_immediate*, 27  
*shift\_register*, 27  
*sint\_compare*, 66  
*sint\_reg\_update*, 66  
*state\_updates*, 11  
*status\_to\_register\_exec*, 33  
*store*, 8  
*store\_exclusive\_exec*, 32  
*store\_word*, 67  
*SUB*, 29  
*swap\_exec*, 33  
*synchronization*, 4  
*syncT*, 81, 87  
*syncT\_ev*, 46, 85  
*syncT\_seq*, 79  
*test\_or\_compare*, 29  
*type\_abbrev\_address*, 4  
*type\_abbrev\_Aimm*, 15  
*type\_abbrev\_Ainstruction*, 56  
*type\_abbrev\_arm\_state*, 37  
*type\_abbrev\_crbit*, 59  
*type\_abbrev\_eiid*, 4  
*type\_abbrev\_eiid\_state*, 5  
*type\_abbrev\_ExclusiveMonitor*, 16  
*type\_abbrev\_freg*, 59  
*type\_abbrev\_ireg*, 59  
*type\_abbrev\_M*, 37, 44, 79, 83  
*type\_abbrev\_ppc\_constant*, 59  
*type\_abbrev\_ppc\_state*, 79  
*type\_abbrev\_proc*, 2  
*type\_abbrev\_program\_Ainstruction*, 56  
*type\_abbrev\_program\_order\_index*, 2  
*type\_abbrev\_program\_Pinstruction*, 89  
*type\_abbrev\_program\_word8*, 5  
*type\_abbrev\_reln*, 4  
*type\_abbrev\_run\_skeleton*, 5  
*type\_abbrev\_state\_constraint*, 4  
*type\_abbrev\_value*, 4  
*type\_abbrev\_view\_orders*, 4  
*type\_abbrev\_Ximm*, 4  
*uint\_compare*, 66  
*uint\_reg\_update*, 66  
*user\_or\_system\_mode*, 25  
*valid\_execution*, 12  
*value\_of*, 7  
*VERSION\_MULTICORE*, 56  
*version\_number*, 18  
*view\_orders\_well\_formed*, 10  
*viewed\_events*, 10  
*well\_formed\_event\_structure*, 9  
*word4\_mode\_to\_reg*, 25  
*word5\_to\_mode*, 17  
*write\_flags*, 42, 49  
*write\_flags\_ev*, 47  
*write\_flags\_seq*, 38  
*write\_location\_ev*, 46, 85  
*write\_mem16*, 42, 50  
*write\_mem16\_ev*, 48  
*write\_mem16\_seq*, 40  
*write\_mem32*, 42, 50, 81, 87  
*write\_mem32\_ev*, 48, 86  
*write\_mem32\_seq*, 40, 80  
*write\_mem8*, 42, 50, 81, 87  
*write\_mem8\_ev*, 48, 86  
*write\_mem8\_seq*, 40, 80  
*write\_mem\_aux*, 67  
*write\_psr*, 42, 49  
*write\_psr\_ev*, 47  
*write\_psr\_seq*, 38  
*write\_reg*, 42, 49, 81, 87  
*write\_reg\_ev*, 46, 85  
*write\_reg\_seq*, 38, 80  
*write\_regm*, 25  
*write\_reserve\_address*, 81, 87  
*write\_reserve\_address\_ev*, 86  
*write\_reserve\_address\_seq*, 80  
*write\_reserve\_bit*, 81, 87  
*write\_reserve\_bit\_ev*, 86  
*write\_reserve\_bit\_seq*, 80  
*write\_serialization\_candidates*, 10  
*write\_status*, 81, 87  
*write\_status\_ev*, 85  
*write\_status\_seq*, 80  
*writes*, 8