


POWER and ARM Litmus Tests

<http://www.cl.cam.ac.uk/~pes20/ppc-supplemental>


Coherence tests				
CoRR1: rf,po,fr forbidden Thread 0 a: W[x]=2 Thread 1 b: R[x]=2 rf po rf c: R[x]=1 Test CoRR1	CoRW: rf,po,co forbidden Thread 0 a: R[x]=2 Thread 1 c: W[x]=2 po cdf b: W[x]=1 Test CoRW	CoWR: co,po,rf⁻¹ forbidden Thread 0 a: W[x]=1 Thread 1 c: W[x]=2 po co b: R[x]=2 rf Test CoWR	CoWW: po,co forbidden Thread 0 a: W[x]=1 po co b: W[x]=2 Test CoWW	
4-edge 2-thread tests	5-edge extensions along one rf edge			
One rf	Two rf	Preserved read-read program order		
MP: rf,fr needs lwsync+RRdep Thread 0 a: W[x]=1 Thread 1 c: R[y]=1 po rf b: W[y]=1 d: R[x]=0 Test MP	WRC: rf,rf,fr needs lwsync+RRdep Thread 0 a: W[x]=1 Thread 1 b: R[x]=1 Thread 2 d: R[y]=1 rf po rf c: W[y]=1 e: R[x]=0 Test WRC	PPO000-019: barrier,rf,intra-thread*,fr Thread 0 a: W[x]=1 Thread 1 c: R[y]=1 lwsync rf data b: W[y]=1 d: W[z]=1 rf e: R[z]=1 addr rf f: R[x]=0 Test PPO000		
S: rf,co needs lwsync+RWdep Thread 0 a: W[x]=2 Thread 1 c: R[y]=1 po rf b: W[y]=1 d: W[x]=1 Test S	WWC: rf,rf,co needs lwsync+RWdep Thread 0 a: W[x]=2 Thread 1 b: R[x]=2 Thread 2 d: R[y]=1 rf po rf c: W[y]=1 e: W[x]=1 Test WWC			
No rf	One rf	6-edge extensions along two rf edges		
SB: fr,fr needs sync+sync Thread 0 a: W[x]=1 Thread 1 c: W[y]=1 po rf b: R[y]=0 d: R[x]=0 Test SB	RWC: rf,fr,fr needs sync+sync Thread 0 a: W[x]=1 Thread 1 b: R[x]=1 Thread 2 d: W[y]=1 rf po rf c: R[y]=0 e: R[x]=0 Test RWC	IRIW: rf,fr,rf,fr needs sync+sync Thread 0 a: W[x]=1 Thread 1 b: R[x]=1 Thread 2 d: W[y]=1 Thread 3 e: R[y]=1 rf po rf c: R[y]=0 f: R[x]=0 Test IRIW		
R: co,fr needs sync+sync Thread 0 a: W[x]=1 Thread 1 c: W[y]=2 po co b: W[y]=1 d: R[x]=0 Test R	WRW+WR: rf,co,fr needs sync+sync Thread 0 a: W[x]=1 Thread 1 b: R[x]=1 Thread 2 d: W[y]=2 rf po rf c: W[y]=1 e: R[x]=0 Test WRW+WR	IRRWIW: rf,fr,rf,co needs sync+sync Thread 0 a: W[x]=2 Thread 1 b: R[x]=2 Thread 2 d: W[y]=1 Thread 3 e: R[y]=1 rf po rf c: R[y]=0 f: W[x]=1 Test IRRWIW		
2+2W: co,co needs lwsync+lwsync Thread 0 a: W[x]=1 Thread 1 c: W[y]=1 po co b: W[y]=2 d: W[x]=2 Test 2+2W	WRW+2W: rf,co,co needs lwsync+lwsync Thread 0 a: W[x]=2 Thread 1 b: R[x]=2 Thread 2 d: W[y]=2 rf po rf c: W[y]=1 e: W[x]=1 Test WRW+2W	IRWIW: rf,co,rf,co needs lwsync+lwsync Thread 0 a: W[x]=2 Thread 1 b: R[x]=2 Thread 2 d: W[y]=2 Thread 3 e: R[y]=2 rf po rf c: W[y]=1 f: W[x]=1 Test IRWIW		
Two rf	Key			
LB: rf,rf needs RWdep+RWdep Thread 0 a: R[x]=1 Thread 1 c: R[y]=1 po rff b: W[y]=1 d: W[x]=1 Test LB	Edges: po program order rf reads-from co coherence order fr from-reads: a read from a coherence-predecessor, shown with an rf edge from the (red dot) initial state	Read-read and read-write dependencies: RRdep ::= addr ctrlisync RWdep ::= addr data ctrl ctrlisync $\{RRdep, RWdep\} < lwsync < sync$ For ARM, use DMB for lwsync and sync and ctrl-ISB for ctrlisync		

6-edge 3-thread tests

DRAFT – the “needs” entries need checking



PPO variants



Register Shadowing

