

# POWER and ARM Litmus Tests

<http://www.cl.cam.ac.uk/~pes20/ppc-supplemental>

Coherence tests			
<b>CoRR1: rf,po,fr</b> forbidden <p>Thread 0: a: W[x]=2 Thread 1: b: R[x]=2, c: W[x]=1, d: R[x]=1</p> <p>Test CoRR1</p>	<b>CoRW: rf,po,co</b> forbidden <p>Thread 0: a: R[x]=2, b: W[x]=1 Thread 1: c: W[x]=2, d: R[x]=1</p> <p>Test CoRW</p>	<b>CoWR: co,po,rf<sup>-1</sup></b> forbidden <p>Thread 0: a: W[x]=1, b: R[x]=2 Thread 1: c: W[x]=2, d: R[x]=1</p> <p>Test CoWR</p>	<b>CoWW: po,co</b> forbidden <p>Thread 0: a: W[x]=1, b: W[x]=2 Thread 1: c: R[x]=2</p> <p>Test CoWW</p>

## 4-edge 2-thread tests

## 5-edge extensions along one rf edge

<b>One rf</b> <b>MP: rf,fr</b> needs lwsync+RRdep <p>Thread 0: a: W[x]=1, b: W[y]=1 Thread 1: c: R[y]=1, d: R[x]=0</p> <p>Test MP</p>	<b>Two rf</b> <b>WRC: rf,rf,fr</b> needs lwsync+RRdep <p>Thread 0: a: W[x]=1, c: W[y]=1 Thread 1: b: R[x]=1, d: R[y]=1, e: R[x]=0 Thread 2: d: R[y]=1, e: R[x]=0</p> <p>Test WRC</p>	<b>Preserved read-read program order</b> <b>PPO000-019: barrier,rf,intra-thread*,fr</b> <p>Thread 0: a: W[x]=1, b: W[y]=1, e: R[z]=1 Thread 1: c: R[x]=1, d: W[z]=1, f: R[x]=0</p> <p>Test PPO000</p>
<b>S: rf,co</b> needs lwsync+RWdep <p>Thread 0: a: W[x]=2, b: W[y]=1 Thread 1: c: R[y]=1, d: R[x]=1</p> <p>Test S</p>	<b>WWC: rf,rf,co</b> needs lwsync+RWdep <p>Thread 0: a: W[x]=2, c: W[y]=1, e: W[x]=1 Thread 1: b: R[x]=2, d: R[y]=1</p> <p>Test WWC</p>	

## No rf

## One rf

## 6-edge extensions along two rf edges

<b>SB: fr,fr</b> needs sync+sync <p>Thread 0: a: R[x]=1, b: R[y]=0 Thread 1: c: W[y]=1, d: R[x]=0</p> <p>Test SB</p>	<b>RWC: rf,fr,fr</b> needs sync+sync <p>Thread 0: a: W[x]=1, c: R[y]=0, e: R[x]=0 Thread 1: b: R[x]=1, d: W[y]=1 Thread 2: d: W[y]=1, e: R[x]=0</p> <p>Test RWC</p>	<b>IRIW: rf,fr,rf,fr</b> needs sync+sync <p>Thread 0: a: W[x]=1, c: R[y]=0, f: R[x]=0 Thread 1: b: R[x]=1, d: W[y]=1 Thread 2: d: W[y]=1, e: R[y]=1 Thread 3: e: R[y]=1, f: R[x]=0</p> <p>Test IRIW</p>
<b>R: co,fr</b> needs sync+sync <p>Thread 0: a: W[x]=1, b: W[y]=1 Thread 1: c: W[y]=2, d: R[x]=0</p> <p>Test R</p>	<b>WRW+WR: rf,co,fr</b> needs sync+sync <p>Thread 0: a: W[x]=1, c: W[y]=1, e: R[x]=0 Thread 1: b: R[x]=1, d: W[y]=2 Thread 2: d: W[y]=2, e: R[x]=0</p> <p>Test WRW+WR</p>	<b>IRRWIW: rf,fr,rf,co</b> needs sync+sync <p>Thread 0: a: W[x]=2, c: R[y]=0, f: W[x]=1 Thread 1: b: R[x]=2, d: W[y]=1 Thread 2: d: W[y]=1, e: R[y]=1 Thread 3: e: R[y]=1, f: W[x]=1</p> <p>Test IRRWIW</p>
<b>2+2W: co,co</b> needs lwsync+lwsync <p>Thread 0: a: W[x]=1, b: W[y]=2 Thread 1: c: W[y]=1, d: W[x]=2</p> <p>Test 2+2W</p>	<b>WRW+2W: rf,co,co</b> needs lwsync+lwsync <p>Thread 0: a: W[x]=2, c: W[y]=1, e: W[x]=1 Thread 1: b: R[x]=2, d: W[y]=2 Thread 2: d: W[y]=2, e: W[x]=1</p> <p>Test WRW+2W</p>	<b>IRWIW: rf,co,rf,co</b> needs lwsync+lwsync <p>Thread 0: a: W[x]=2, c: W[y]=1, f: W[x]=1 Thread 1: b: R[x]=2, d: W[y]=2 Thread 2: d: W[y]=2, e: R[y]=2 Thread 3: e: R[y]=2, f: W[x]=1</p> <p>Test IRWIW</p>





## Two rf


## Key

<b>LB: rf,rf</b> needs RWdep+RWdep <p>Thread 0: a: R[x]=1, b: W[y]=1 Thread 1: c: R[y]=1, d: W[x]=1</p> <p>Test LB</p>	<b>Edges:</b> po program order rf reads-from co coherence order fr from-reads: a read from a coherence-predecessor, shown with an rf edge from the (red dot) initial state	<b>Read-read and read-write dependencies:</b> RRdep ::= addr   ctrlisync RWdep ::= addr   data   ctrl   ctrlisync {RRdep,RWdep} < lwsync < sync For ARM, use DMB for lwsync and sync and ctrl-ISB for ctrlisync
---	--	---

6-edge 3-thread tests

DRAFT – the “needs” entries need checking





**Register Shadowing**

