

Mathematizing C++ Concurrency: The Isabelle/HOL model

Mark Batty Scott Owens Susmit Sarkar Peter Sewell Tjark Weber

University of Cambridge

<http://www.cl.cam.ac.uk/users/pes20/weakmemory>

1. Introduction

This document collects together the Isabelle/HOL definitions of our C++ memory model, in their logical order. For explanation and discussion, please see the associated paper.

The X_{opsem} part of a candidate execution X consists of a

- *threadids*, a set of thread
- *actions*, a set of actions
- *location-kind*, a location typing

and four binary relations over its actions:

- *sequenced-before* (sb),
- *additional-synchronized-with* (asw),
- *data-dependency* (dd), and
- *control-dependency* (cd).

The X_{witness} part of a candidate execution X consists of a further three binary relations over its actions:

- *rf*,
- *sc*, and
- *modification-order* (mo).

Given a candidate execution $X = (X_{\text{opsem}}, X_{\text{witness}})$, this document defines various derived relations:

- *release-sequence*
- *hypothetical-release-sequence*
- *carries-a-dependency-to*
- *dependency-ordered-before*
- *inter-thread-happens-before*
- *happens-before*
- *visible-side-effect*
- *vsse*

together with the predicates required to define

- *consistent-execution*

and

- *unsequenced-race*,
- *dr*, and
- *ir*.

In the Isabelle/HOL source each definition is explicitly parameterised on the components of a candidate execution and the required derived relations, but here we suppress that parameterisation to reduce clutter. The Isabelle/HOL also contains set-typed versions of some of the predicates, for use in code extraction; we suppress those here also.

2. Auxiliary definitions

$\text{relation_over } s \text{ rel} = \text{domain } \text{rel} \subseteq s \wedge \text{range } \text{rel} \subseteq s$

$\xrightarrow{\text{rel}}|_s = \text{rel} \cap (s \times s)$

$\text{strict_preorder } \text{ord} = \text{irreflexive } \text{ord} \wedge \text{trans } \text{ord}$

$\text{total_over } s \text{ ord} =$
 $\text{relation_over } s \text{ ord} \wedge$
 $(\forall x \in s. \forall y \in s. x \xrightarrow{\text{ord}} y \vee y \xrightarrow{\text{ord}} x \vee (x = y))$

$\text{strict_total_order_over } s \text{ ord} =$
 $\text{strict_preorder } \text{ord} \wedge \text{total_over } s \text{ ord}$

$x \xrightarrow{\text{ord}}_{\text{pred}} y =$
 $\text{pred } x \wedge x \xrightarrow{\text{ord}} y \wedge \neg(\exists z. \text{pred } z \wedge x \xrightarrow{\text{ord}} z \xrightarrow{\text{ord}} y)$

$x \xrightarrow{\text{ord}} y =$
 $x \xrightarrow{\text{ord}} y \wedge \neg(\exists z. x \xrightarrow{\text{ord}} z \xrightarrow{\text{ord}} y)$

3. Types

`type_abbrev action_id : string`

`type_abbrev thread_id : string`

`type_abbrev location : string`

`type_abbrev val : string`

`location_kind =`
`MUTEX`
`| NON_ATOMIC`
`| ATOMIC`

`memory_order_enum =`
`MO_SEQ_CST`
`| MO_RELAXED`
`| MO_RELEASE`
`| MO_ACQUIRE`
`| MO_CONSUME`
`| MO_ACQ_REL`

`action =`
`LOCK of action_id thread_id location`
`| UNLOCK of action_id thread_id location`
`| ATOMIC_LOAD of action_id thread_id memory_order_enum location val`
`| ATOMIC_STORE of action_id thread_id memory_order_enum location val`
`| ATOMIC_RMW of action_id thread_id memory_order_enum location val val`
`| LOAD of action_id thread_id location val`
`| STORE of action_id thread_id location val`
`| FENCE of action_id thread_id memory_order_enum`

4. Auxiliary functions over actions

$(\text{action_id_of } (\text{LOCK } _ _ _) = \text{aid}) \wedge$
 $(\text{action_id_of } (\text{UNLOCK } _ _ _) = \text{aid}) \wedge$
 $(\text{action_id_of } (\text{ATOMIC_LOAD } _ _ _ _) = \text{aid}) \wedge$
 $(\text{action_id_of } (\text{ATOMIC_STORE } _ _ _ _) = \text{aid}) \wedge$
 $(\text{action_id_of } (\text{ATOMIC_RMW } _ _ _ _) = \text{aid}) \wedge$
 $(\text{action_id_of } (\text{LOAD } _ _ _ _) = \text{aid}) \wedge$
 $(\text{action_id_of } (\text{STORE } _ _ _ _) = \text{aid}) \wedge$
 $(\text{action_id_of } (\text{FENCE } _ _ _) = \text{aid})$

$(\text{thread_id_of } (\text{LOCK } _ _ _) = \text{tid}) \wedge$
 $(\text{thread_id_of } (\text{UNLOCK } _ _ _) = \text{tid}) \wedge$
 $(\text{thread_id_of } (\text{ATOMIC_LOAD } _ _ _ _) = \text{tid}) \wedge$
 $(\text{thread_id_of } (\text{ATOMIC_STORE } _ _ _ _) = \text{tid}) \wedge$
 $(\text{thread_id_of } (\text{ATOMIC_RMW } _ _ _ _) = \text{tid}) \wedge$
 $(\text{thread_id_of } (\text{LOAD } _ _ _ _) = \text{tid}) \wedge$
 $(\text{thread_id_of } (\text{STORE } _ _ _ _) = \text{tid}) \wedge$
 $(\text{thread_id_of } (\text{FENCE } _ _ _) = \text{tid})$

$\text{same_thread } a \ b = (\text{thread_id_of } a = \text{thread_id_of } b)$

$\text{threadwise_relation_over } s \ rel =$
 $\text{relation_over } s \ rel \wedge (\forall (a, b) \in \text{rel. same_thread } a \ b)$

$(\text{location } (\text{LOCK } _ _ _) = \text{SOME } l) \wedge$
 $(\text{location } (\text{UNLOCK } _ _ _) = \text{SOME } l) \wedge$
 $(\text{location } (\text{ATOMIC_LOAD } _ _ _ _) = \text{SOME } l) \wedge$
 $(\text{location } (\text{ATOMIC_STORE } _ _ _ _) = \text{SOME } l) \wedge$
 $(\text{location } (\text{ATOMIC_RMW } _ _ _ _) = \text{SOME } l) \wedge$
 $(\text{location } (\text{LOAD } _ _ _ _) = \text{SOME } l) \wedge$
 $(\text{location } (\text{STORE } _ _ _ _) = \text{SOME } l) \wedge$
 $(\text{location } (\text{FENCE } _ _ _) = \text{NONE})$

$\text{same_location } a \ b = (\text{location } a = \text{location } b)$

$(\text{value_read } (\text{ATOMIC_LOAD } _ _ _ _) = \text{SOME } v) \wedge$
 $(\text{value_read } (\text{ATOMIC_RMW } _ _ _ _) = \text{SOME } v) \wedge$
 $(\text{value_read } (\text{LOAD } _ _ _ _) = \text{SOME } v) \wedge$
 $(\text{value_read } _ = \text{NONE})$

$(\text{value_written } (\text{ATOMIC_STORE } _ _ _ _) = \text{SOME } v) \wedge$
 $(\text{value_written } (\text{ATOMIC_RMW } _ _ _ _) = \text{SOME } v) \wedge$
 $(\text{value_written } (\text{STORE } _ _ _ _) = \text{SOME } v) \wedge$
 $(\text{value_written } _ = \text{NONE})$

$(\text{memory_order } (\text{ATOMIC_LOAD } _ _ _ _ _ _ _) =$
 $\text{SOME } \text{modification_order}) \wedge$
 $(\text{memory_order } (\text{ATOMIC_STORE } _ _ _ _ _ _ _) =$
 $\text{SOME } \text{modification_order}) \wedge$
 $(\text{memory_order } (\text{ATOMIC_RMW } _ _ _ _ _ _ _) =$
 $\text{SOME } \text{modification_order}) \wedge$
 $(\text{memory_order } (\text{FENCE } _ _ _ _ _ _ _) =$
 $\text{SOME } \text{modification_order}) \wedge$
 $(\text{memory_order } _ =$
 $\text{NONE})$

$\text{is_lock } a =$
 $\text{case } a \ \text{of } \text{LOCK } _ _ _ _ \rightarrow \mathbf{T} \parallel _ \rightarrow \mathbf{F}$

$\text{is_unlock } a =$
 $\text{case } a \ \text{of } \text{UNLOCK } _ _ _ _ \rightarrow \mathbf{T} \parallel _ \rightarrow \mathbf{F}$

$\text{is_atomic_load } a =$
 $\text{case } a \ \text{of } \text{ATOMIC_LOAD } _ _ _ _ _ _ _ \rightarrow \mathbf{T} \parallel _ \rightarrow \mathbf{F}$

$\text{is_atomic_store } a =$
 $\text{case } a \ \text{of } \text{ATOMIC_STORE } _ _ _ _ _ _ _ \rightarrow \mathbf{T} \parallel _ \rightarrow \mathbf{F}$

$\text{is_atomic_rmw } a =$
 $\text{case } a \ \text{of } \text{ATOMIC_RMW } _ _ _ _ _ _ _ \rightarrow \mathbf{T} \parallel _ \rightarrow \mathbf{F}$

$\text{is_load } a = \text{case } a \ \text{of } \text{LOAD } _ _ _ _ \rightarrow \mathbf{T} \parallel _ \rightarrow \mathbf{F}$

$\text{is_store } a = \text{case } a \ \text{of } \text{STORE } _ _ _ _ \rightarrow \mathbf{T} \parallel _ \rightarrow \mathbf{F}$

$\text{is_fence } a = \text{case } a \ \text{of } \text{FENCE } _ _ _ _ \rightarrow \mathbf{T} \parallel _ \rightarrow \mathbf{F}$

$\text{is_lock_or_unlock } a = \text{is_lock } a \vee \text{is_unlock } a$

$\text{is_atomic_action } a =$
 $\text{is_atomic_load } a \vee \text{is_atomic_store } a \vee \text{is_atomic_rmw } a$

$\text{is_load_or_store } a = \text{is_load } a \vee \text{is_store } a$

$\text{is_synchronization_action } a =$
 $\text{is_lock_or_unlock } a \vee \text{is_atomic_action } a$

$\text{is_read } a =$
 $\text{is_atomic_load } a \vee \text{is_atomic_rmw } a \vee \text{is_load } a$

$\text{is_write } a =$
 $\text{is_atomic_store } a \vee \text{is_atomic_rmw } a \vee \text{is_store } a$

$\text{is_acquire } a =$
 $(\text{case } \text{memory_order } a \ \text{of}$
 $\text{SOME } \text{modification_order} \rightarrow$
 $\text{modification_order} \in$
 $\{\text{MO_ACQUIRE}, \text{MO_ACQ_REL}, \text{MO_SEQ_CST}\} \wedge$
 $(\text{is_read } a \vee \text{is_fence } a) \vee$
 $(* 29.8:5 \text{ states that consume fences are acquire fences. } *)$
 $(\text{modification_order} = \text{MO_CONSUME}) \wedge \text{is_fence } a$
 $\parallel \text{NONE} \rightarrow \text{is_lock } a)$

$\text{is_consume } a =$
 $\text{is_read } a \wedge (\text{memory_order } a = \text{SOME } \text{MO_CONSUME})$

$\text{is_release } a =$
 $(\text{case } \text{memory_order } a \ \text{of}$
 $\text{SOME } \text{modification_order} \rightarrow$
 $\text{modification_order} \in \{\text{MO_RELEASE}, \text{MO_ACQ_REL}, \text{MO_SEQ_CST}\} \wedge$
 $(\text{is_write } a \vee \text{is_fence } a)$
 $\parallel \text{NONE} \rightarrow \text{is_unlock } a)$

$\text{is_seq_cst } a = (\text{memory_order } a = \text{SOME } \text{MO_SEQ_CST})$

5. Well-formed threads

$\text{well_formed_action } a =$
 $\text{case } a \ \text{of}$
 $\text{ATOMIC_LOAD } _ _ _ _ _ _ _ _ _ \rightarrow \text{modification_order} \in$
 $\{\text{MO_RELAXED}, \text{MO_ACQUIRE}, \text{MO_SEQ_CST}, \text{MO_CONSUME}\}$
 $\parallel \text{ATOMIC_STORE } _ _ _ _ _ _ _ _ _ \rightarrow \text{modification_order} \in$
 $\{\text{MO_RELAXED}, \text{MO_RELEASE}, \text{MO_SEQ_CST}\}$
 $\parallel \text{ATOMIC_RMW } _ _ _ _ _ _ _ _ _ \rightarrow \text{modification_order} \in$
 $\{\text{MO_RELAXED}, \text{MO_RELEASE}, \text{MO_ACQUIRE}, \text{MO_ACQ_REL},$
 $\text{MO_SEQ_CST}, \text{MO_CONSUME}\}$
 $\parallel _ \rightarrow \mathbf{T}$

$\text{locations_of } \text{actions} = \{l. \exists a. (\text{location } a = \text{SOME } l)\}$

actions_respect_location_kinds =
 $\forall a.$
case location a **of** SOME $l \rightarrow$
 (**case** location-kind l **of**
 MUTEX \rightarrow is_lock_or_unlock a
 \parallel NON_ATOMIC \rightarrow is_load_or_store a
 \parallel ATOMIC \rightarrow is_load_or_store $a \vee$ is_atomic_action a)
 \parallel NONE \rightarrow **T**

is_at_location_kind = is_at_location_kind =
case location a **of**
 SOME $l \rightarrow$ (location-kind $l = lk0$)
 \parallel NONE \rightarrow **F**

is_at_mutex_location $a =$
 is_at_location_kind a MUTEX

is_at_non_atomic_location $a =$
 is_at_location_kind a NON_ATOMIC

is_at_atomic_location $a =$
 is_at_location_kind a ATOMIC

well_formed_threads =
 inj_on action_id_of ($actions$) \wedge
 ($\forall a.$ well_formed_action a) \wedge
 threadwise_relation_over $actions$ sequenced-before \wedge
 threadwise_relation_over $actions$ data-dependency \wedge
 threadwise_relation_over $actions$ control-dependency \wedge
 strict_preorder sequenced-before \wedge
 strict_preorder data-dependency \wedge
 strict_preorder control-dependency \wedge
 relation_over $actions$ additional-synchronized-with \wedge
 ($\forall a.$ thread_id_of $a \in$ threads) \wedge
 actions_respect_location_kinds \wedge
 data-dependency \subseteq sequenced-before

6. Consistent locks

all_lock_or_unlock_actions_at lopt as =
 $\{a \in as. \text{is_lock_or_unlock } a \wedge (\text{location } a = \text{lopt})\}$

consistent_locks =
 $\forall l \in$ locations_of $actions.$ (location-kind $l =$ MUTEX) \implies (
let lock_unlock_actions =
 all_lock_or_unlock_actions_at (SOME l) $actions$ **in**
let lock_order $=$ \xrightarrow{sc} lock_unlock_actions **in**
 (* 30.4.1:5 - The implementation shall serialize those (lock and unlock)
 operations. *)
 strict_total_order_over lock_unlock_actions lock_order \wedge

(* 30.4.1:1 A thread owns a mutex from the time it successfully calls one
of the lock functions until it calls unlock.*)

(* 30.4.1:20 Requires: The calling thread shall own the mutex. *)

(* 30.4.1:21 Effects: Releases the calling threads ownership of the mutex. *)

($\forall a_u \in$ lock_unlock_actions. is_unlock $a_u \implies$

($\exists a_l \in$ lock_unlock_actions.

$a_l \xrightarrow{\text{lock_order}}$ $a_u \wedge$ same_thread $a_l a_u \wedge$ is_lock a_l)) \wedge

(* 30.4.1:7 Effects: Blocks the calling thread until ownership of the
mutex can be obtained for the calling thread. *)

(* 30.4.1:8 Postcondition: The calling thread owns the mutex. *)

($\forall a_l \in$ lock_unlock_actions. is_lock $a_l \implies$

($\forall a_u \in$ lock_unlock_actions.

$a_u \xrightarrow{\text{lock_order}}$ $a_l \implies$ is_unlock a_u))

7. Release sequences

rs_element rs_head $a =$
 same_thread a rs_head \vee is_atomic_rmw a

$a_{rel} \xrightarrow{\text{release-sequence}}$ $b =$
 is_at_atomic_location $b \wedge$
 is_release $a_{rel} \wedge$ (
 $(b = a_{rel}) \vee$
 (rs_element $a_{rel} b \wedge a_{rel} \xrightarrow{\text{modification-order}}$ $b \wedge$
 $(\forall c. a_{rel} \xrightarrow{\text{modification-order}}$ $c \xrightarrow{\text{modification-order}}$ $b \implies$
 rs_element $a_{rel} c$)))

$a \xrightarrow{\text{hypothetical-release-sequence}}$ $b =$
 is_at_atomic_location $b \wedge$ (
 $(b = a) \vee$
 (rs_element $a b \wedge a \xrightarrow{\text{modification-order}}$ $b \wedge$
 $(\forall c. a \xrightarrow{\text{modification-order}}$ $c \xrightarrow{\text{modification-order}}$ $b \implies$
 rs_element $a c$)))

8. Synchronizes-with

$a \xrightarrow{\text{synchronizes-with}}$ $b =$
 (* - additional synchronization, from thread create etc. - *)
 $a \xrightarrow{\text{additional-synchronized-with}}$ $b \vee$

(same_location $a b \wedge a \in actions \wedge b \in actions \wedge$ (
 (* - mutex synchronization - *)
 (is_unlock $a \wedge$ is_lock $b \wedge a \xrightarrow{sc} b$) \vee

(* - release/acquire synchronization - *)

(is_release $a \wedge$ is_acquire $b \wedge \neg$ same_thread $a b \wedge$

($\exists c. a \xrightarrow{\text{release-sequence}}$ $c \xrightarrow{rf} b$)) \vee

(* - fence synchronization - *)

(is_fence $a \wedge$ is_release $a \wedge$ is_fence $b \wedge$ is_acquire $b \wedge$

($\exists x. \exists y. \text{same_location } x y \wedge$

is_atomic_action $x \wedge$ is_atomic_action $y \wedge$ is_write $x \wedge$

$a \xrightarrow{\text{sequenced-before}}$ $x \wedge y \xrightarrow{\text{sequenced-before}}$ $b \wedge$

($\exists z. x \xrightarrow{\text{hypothetical-release-sequence}}$ $z \xrightarrow{rf} y$)) \vee

(is_fence $a \wedge$ is_release $a \wedge$

is_atomic_action $b \wedge$ is_acquire $b \wedge$

($\exists x. \text{same_location } x b \wedge$

is_atomic_action $x \wedge$ is_write $x \wedge$

$a \xrightarrow{\text{sequenced-before}}$ $x \wedge$

($\exists z. x \xrightarrow{\text{hypothetical-release-sequence}}$ $z \xrightarrow{rf} b$)) \vee

(is_atomic_action $a \wedge$ is_release $a \wedge$

is_fence $b \wedge$ is_acquire $b \wedge$

($\exists x. \text{same_location } a x \wedge$ is_atomic_action $x \wedge$

$x \xrightarrow{\text{sequenced-before}}$ $b \wedge$

($\exists z. a \xrightarrow{\text{release-sequence}}$ $z \xrightarrow{rf} x$)))))

9. Carries-a-dependency-to

$a \xrightarrow{\text{carries-a-dependency-to}}$ $b =$
 $a ((\xrightarrow{rf} \cap \xrightarrow{\text{sequenced-before}}) \cup \xrightarrow{\text{data-dependency}})^+ b$

10. Dependency-ordered-before

$a \xrightarrow{\text{dependency-ordered-before}}$ $d =$
 $a \in actions \wedge d \in actions \wedge$
 ($\exists b. \text{is_release } a \wedge \text{is_consume } b \wedge$

$$(\exists e. a \xrightarrow{\text{release-sequence}} e \xrightarrow{rf} b) \wedge \\ (b \xrightarrow{\text{carries-a-dependency-to}} d \vee (b = d))$$

11. Inter-thread-happens-before and happens-before

$$\text{inter-thread-happens-before} \xrightarrow{=} \\ \text{let } r = \xrightarrow{\text{synchronizes-with}} \cup \\ \xrightarrow{\text{dependency-ordered-before}} \cup \\ (\xrightarrow{\text{synchronizes-with}} \circ \xrightarrow{\text{sequenced-before}}) \text{ in} \\ (r \cup (\xrightarrow{\text{sequenced-before}} \circ r))^+$$

$$\text{consistent_inter_thread_happens_before} = \\ \text{irreflexive} (\xrightarrow{\text{inter-thread-happens-before}})$$

$$\xrightarrow{\text{happens-before}} = \\ \xrightarrow{\text{sequenced-before}} \cup \xrightarrow{\text{inter-thread-happens-before}}$$

12. Consistent SC order

$$\text{all_sc_actions} = \\ \{a. (\text{is_seq_cst } a \vee \text{is_lock } a \vee \text{is_unlock } a)\}$$

$$\text{consistent_sc_order} = \\ \text{let } \text{sc_happens_before} = \xrightarrow{\text{happens-before}} | \text{all_sc_actions} \text{ in} \\ \text{let } \text{sc_mod_order} = \xrightarrow{\text{modification-order}} | \text{all_sc_actions} \text{ in} \\ \text{strict_total_order_over } \text{all_sc_actions} (\xrightarrow{\text{sc}}) \wedge \\ \xrightarrow{\text{sc_happens_before}} \subseteq \xrightarrow{\text{sc}} \wedge \\ \xrightarrow{\text{sc_mod_order}} \subseteq \xrightarrow{\text{sc}}$$

13. Consistent modification order

$$\text{consistent_modification_order} = \\ (\forall a. \forall b. a \xrightarrow{\text{modification-order}} b \implies \text{same_location } a \ b) \wedge \\ (\forall l \in \text{locations_of } \text{actions}. \text{case } \text{location-kind } l \text{ of} \\ \text{ATOMIC} \rightarrow (\\ \text{let } \text{actions_at_l} = \{a. (\text{location } a = \text{SOME } l)\} \text{ in} \\ \text{let } \text{writes_at_l} = \{a_at_l. (\text{is_store } a \vee \\ \text{is_atomic_store } a \vee \text{is_atomic_rmw } a)\} \text{ in} \\ \text{strict_total_order_over } \text{writes_at_l} \\ (\xrightarrow{\text{modification-order}} | \text{actions_at_l}) \wedge \\ (* \text{ happens-before at the writes of } l \text{ is a subset of mo for } l *) \\ \xrightarrow{\text{happens-before}} | \text{writes_at_l} \subseteq \xrightarrow{\text{modification-order}} \wedge \\ (* \text{ MO_SEQ_CST fences impose modification order } *) \\ (\xrightarrow{\text{sequenced-before}} \circ (\xrightarrow{\text{sc}} | \text{is_fence}) \circ \xrightarrow{\text{sequenced-before}} | \text{writes_at_l}) \\ \subseteq \xrightarrow{\text{modification-order}}) \\ || \rightarrow (\\ \text{let } \text{actions_at_l} = \{a. (\text{location } a = \text{SOME } l)\} \text{ in} \\ (\xrightarrow{\text{modification-order}} | \text{actions_at_l}) = \{\})$$

14. Visible side effects and visible sequences of side effects

$$a \xrightarrow{\text{visible-side-effect}} b = \\ a \xrightarrow{\text{happens-before}} b \wedge \\ \text{is_write } a \wedge \text{is_read } b \wedge \text{same_location } a \ b \wedge \\ \neg(\exists c. (c \neq a) \wedge (c \neq b) \wedge \\ \text{is_write } c \wedge \text{same_location } c \ b \wedge \\ a \xrightarrow{\text{happens-before}} c \xrightarrow{\text{happens-before}} b)$$

$$\text{visible_sequence_of_side_effects_tail } \text{vsse_head } b = \\ \{c. \text{vsse_head} \xrightarrow{\text{modification-order}} c \wedge \\ \neg(b \xrightarrow{\text{happens-before}} c) \wedge \\ (\forall a. \text{vsse_head} \xrightarrow{\text{modification-order}} a \xrightarrow{\text{modification-order}} c \\ \implies \neg(b \xrightarrow{\text{happens-before}} a))\}$$

$$\text{visible_sequences_of_side_effects} = \\ \lambda(\text{vsse_head}, b). \\ (b, \text{if } \text{is_at_atomic_location } b \text{ then} \\ \{\text{vsse_head}\} \cup \\ \text{visible_sequence_of_side_effects_tail } \text{vsse_head } b \\ \text{else} \\ \{\})$$

15. Well-formed reads-from mapping

$$\text{well_formed_reads_from_mapping} = \\ \text{relation_over } \text{actions} (\xrightarrow{rf}) \wedge \\ (\forall a. \forall a'. \forall b. a \xrightarrow{rf} b \wedge a' \xrightarrow{rf} b \implies (a = a')) \wedge \\ (\forall (a, b) \in \xrightarrow{rf}. \\ \text{same_location } a \ b \wedge \\ (\text{value_read } b = \text{value_written } a) \wedge \\ (a \neq b) \wedge \\ (\text{is_at_mutex_location } a \implies \\ \text{is_unlock } a \wedge \text{is_lock } b) \wedge \\ (\text{is_at_non_atomic_location } a \implies \\ \text{is_store } a \wedge \text{is_load } b) \wedge \\ (\text{is_at_atomic_location } a \implies \\ (\text{is_atomic_store } a \vee \text{is_atomic_rmw } a \vee \text{is_store } a) \\ \wedge (\text{is_atomic_load } b \vee \text{is_atomic_rmw } b \vee \text{is_load } b)))$$

16. Consistent reads-from mapping

$$\text{consistent_reads_from_mapping} = \\ (\forall b. (\text{is_read } b \wedge \text{is_at_non_atomic_location } b) \implies \\ (\text{if } (\exists a_{vse}. a_{vse} \xrightarrow{\text{visible-side-effect}} b) \\ \text{then } (\exists a_{vse}. a_{vse} \xrightarrow{\text{visible-side-effect}} b \wedge a_{vse} \xrightarrow{rf} b) \\ \text{else } \neg(\exists a. a \xrightarrow{rf} b))) \wedge \\ (\forall b. (\text{is_read } b \wedge \text{is_at_atomic_location } b) \implies \\ (\text{if } (\exists (b', \text{vsse}) \in \text{visible-sequences-of-side-effects}. (b' = b)) \\ \text{then } (\exists (b', \text{vsse}) \in \text{visible-sequences-of-side-effects}. \\ (b' = b) \wedge (\exists c \in \text{vsse}. c \xrightarrow{rf} b)) \\ \text{else } \neg(\exists a. a \xrightarrow{rf} b))) \wedge \\ (\forall (x, a) \in \xrightarrow{rf}. \\ \forall (y, b) \in \xrightarrow{rf}. \\ a \xrightarrow{\text{happens-before}} b \wedge \\ \text{same_location } a \ b \wedge \text{is_at_atomic_location } b \\ \implies (x = y) \vee x \xrightarrow{\text{modification-order}} y) \wedge \\ (\forall (a, b) \in \xrightarrow{rf}. \text{is_atomic_rmw } b \\ \implies a \xrightarrow{\text{modification-order}} b) \wedge \\ (\forall (a, b) \in \xrightarrow{rf}. \text{is_seq_cst } b \\ \implies \neg \text{is_seq_cst } a \vee \\ a \xrightarrow{\text{sc}} \lambda c. \text{is_write } c \wedge \text{same_location } b \ c \ b) \wedge \\ (* \text{-Fence restrictions-} *) \\ (* 29.3:3 *) \\ (\forall a. \forall (x, b) \in \xrightarrow{\text{sequenced-before}}. \forall y. \\ (\text{is_fence } x \wedge \text{is_seq_cst } x \wedge \text{is_atomic_action } b \ \wedge$$

$$\begin{aligned} & \text{is_write } a \wedge \text{same_location } a \ b \wedge \\ & a \xrightarrow{sc} x \wedge y \xrightarrow{rf} b) \\ \implies & (y = a) \vee a \xrightarrow{\text{modification-order}} y) \wedge \end{aligned}$$

(* 29.3:4 *)

$$\begin{aligned} & (\forall (a, x) \in \xrightarrow{\text{sequenced-before}}, \forall (y, b) \in \xrightarrow{rf}. \\ & (\text{is_atomic_action } a \wedge \text{is_fence } x \wedge \text{is_seq_cst } x \wedge \\ & \text{is_write } a \wedge \text{same_location } a \ b \wedge \\ & x \xrightarrow{sc} b \wedge \text{is_atomic_action } b) \\ \implies & (y = a) \vee a \xrightarrow{\text{modification-order}} y) \wedge \end{aligned}$$

(* 29.3:5 *)

$$\begin{aligned} & (\forall (a, x) \in \xrightarrow{\text{sequenced-before}}, \forall (y, b) \in \xrightarrow{\text{sequenced-before}}, \forall z. \\ & (\text{is_atomic_action } a \wedge \text{is_fence } x \wedge \text{is_seq_cst } x \wedge \\ & \text{is_write } a \wedge \text{is_fence } y \wedge \text{is_seq_cst } y \wedge \\ & \text{is_atomic_action } b \wedge \\ & x \xrightarrow{sc} y \wedge z \xrightarrow{rf} b) \\ \implies & (z = a) \vee a \xrightarrow{\text{modification-order}} z) \end{aligned}$$

17. All data dependency

$$\begin{aligned} & \xrightarrow{\text{all_data_dependency}} = \\ & (\xrightarrow{rf} \cup \xrightarrow{\text{carries-a-dependency-to}})^+ \end{aligned}$$

18. Consistent executions

consistent_execution =
 well_formed_threads \wedge
 consistent_locks \wedge
 consistent_inter_thread_happens_before \wedge
 consistent_sc_order \wedge
 consistent_modification_order \wedge
 well_formed_reads_from_mapping \wedge
 consistent_reads_from_mapping

19. Sources of undefined behaviour

indeterminate_reads =

$$\{b. \text{is_read } b \wedge \neg(\exists a. a \xrightarrow{rf} b)\}$$

unsequenced_races = $\{(a, b).$

$$\begin{aligned} & \text{is_load_or_store } a \wedge \text{is_load_or_store } b \wedge \\ & (a \neq b) \wedge \text{same_location } a \ b \wedge (\text{is_write } a \vee \text{is_write } b) \wedge \\ & \text{same_thread } a \ b \wedge \\ & \neg(a \xrightarrow{\text{sequenced-before}} b \vee b \xrightarrow{\text{sequenced-before}} a)\} \end{aligned}$$

data_races = $\{(a, b).$

$$\begin{aligned} & (a \neq b) \wedge \text{same_location } a \ b \wedge (\text{is_write } a \vee \text{is_write } b) \wedge \\ & \neg \text{same_thread } a \ b \wedge \\ & \neg(\text{is_atomic_action } a \wedge \text{is_atomic_action } b) \wedge \\ & \neg(a \xrightarrow{\text{happens-before}} b \vee b \xrightarrow{\text{happens-before}} a)\} \end{aligned}$$

20. C++ memory model

The top-level definition of the memory model is:

```
cpp_memory_model opsem (p : program) =
  let pre_executions =  $\{(X_{\text{opsem}}, X_{\text{witness}}).$ 
    opsem p  $X_{\text{opsem}} \wedge$ 
    consistent_execution  $(X_{\text{opsem}}, X_{\text{witness}})\}$  in
  if  $\exists X \in \text{pre\_executions}.$ 
    (indeterminate_reads X  $\neq \{\}$ )  $\vee$ 
    (unsequenced_races X  $\neq \{\}$ )  $\vee$ 
    (data_races X  $\neq \{\}$ )
  then NONE
  else SOME pre_executions
```