### Decompilation into Logic — Improved

Magnus O. Myreen, Michael J. C. Gordon

Computer Laboratory, University of Cambridge, UK

**Konrad Slind** 

Rockwell Collins, USA

FMCAD'12 Cambridge

### Machine Code

This talk is about machine-code verification.

0: E3A00000

4: E3510000

8: 12800001

12: 15911000

16: 1AFFFFB

Challenges:

machine code

code

Challenges:

machine code

code

correctness

{P} code {Q}

#### Challenges:

machine code

code

ARM/x86/PowerPC model (1000...10,000 lines each)

correctness

{P} code {Q}

#### **Challenges:**

machine code

code

ARM/x86/PowerPC model (1000...10,000 lines each)

correctness

{P} code {Q}

#### Contribution: tools/methods which

- expose as little as possible of the big models to the user
- makes non-automatic proofs independent of the models

## Decompilation into Logic

Example: given some (hard-to-read) ARM machine code

```
0: E3A00000 mov r0, #0
4: E3510000 L: cmp r1, #0
8: 12800001 addne r0, r0, #1
12: 15911000 ldrne r1, [r1]
16: 1AFFFFB bne L
```

## Decompilation into Logic

Example: given some (hard-to-read) ARM machine code

```
0: E3A00000 mov r0, #0
4: E3510000 L: cmp r1, #0
8: 12800001 addne r0, r0, #1
12: 15911000 ldrne r1, [r1]
16: 1AFFFFB bne L
```

our decompiler produces a readable function in HOL:

$$f(r_0, r_1, m) = \text{let } r_0 = 0 \text{ in } g(r_0, r_1, m)$$
 $g(r_0, r_1, m) = \text{if } r_1 = 0 \text{ then } (r_0, r_1, m) \text{ else }$ 
 $\text{let } r_0 = r_0 + 1 \text{ in }$ 
 $\text{let } r_1 = m(r_1) \text{ in }$ 
 $g(r_0, r_1, m)$ 

## Certificate Theorems

Decompiler automatically proves a certificate theorem, which states that f describes the effect of the ARM code:

```
f_{pre}(r_0, r_1, m) \Rightarrow
\{ (R0, R1, M) \text{ is } (r_0, r_1, m) * PC p * S \}
p : E3A00000 E3510000 12800001 15911000 1AFFFFB
\{ (R0, R1, M) \text{ is } f(r_0, r_1, m) * PC (p + 20) * S \}
```

#### Read informally:

if initially reg 0, reg I and memory described by  $(r_0, r_1, m)$ , then the code terminates with reg 0, reg I, memory as  $f(r_0, r_1, m)$ 

### Preconditions

Precondition  $f_{pre}$  keeps track of side conditions:

```
f\_pre(r_0, r_1, m) = \text{let } r_0 = 0 \text{ in } g\_pre(r_0, r_1, m)
g\_pre(r_0, r_1, m) = \text{if } r_1 = 0 \text{ then } true \text{ else}
\text{let } r_0 = r_0 + 1 \text{ in}
\text{let } cond = r_1 \in \text{domain } m \land aligned(r_1) \text{ in}
\text{let } r_1 = m(r_1) \text{ in}
g\_pre(r_0, r_1, m) \land cond
```

### Decompilation into Logic

#### Strengths:

- separates definition of ISA model from program verification (program verification is done based on decompiler output)
- can implement proof-producing program synthesis from HOL based on decompilation (translation validation)
- Mas been shown to scale to large verification projects:
  - functional correctness of garbage collectors,
  - Lisp implementations (ARM, x86, PowerPC), and
  - the seL4 microkernel (approx. 12,000 lines of ARM)

# Performance Ignored...

#### Weaknesses:

- unnecessarily complicated (for historical reasons, uses ideas from separation logic that are irrelevant to decompilation)
- sometimes very slow (never optimised for speed, separation logic composition rule slow to execute in LCF-style prover)
  - decompilation of the seL4 microkernel (approx. 12,000 lines of ARM) takes 8 hours (for gcc -O2 output)
- not applicable to code with general-purpose code pointers,
   e.g. jump to code pointer.

# HOL: fully-expansive LCF-style prover

Proofs are performed in HOL4 — a fully expansive theorem prover

HOL4 theorem prover (incl. decompiler)

**HOL4** kernel

All proofs expand at runtime into primitive inferences in the HOL4 kernel.

The kernel implements the axioms and inference rules of higher-order logic.

# HOL: fully-expansive LCF-style prover

Proofs are performed in HOL4 — a fully expansive theorem prover

HOL4 theorem prover (incl. decompiler)

**HOL4** kernel

All proofs expand at runtime into primitive inferences in the HOL4 kernel.

The kernel implements the axioms and inference rules of higher-order logic.

Example: proving 10+1=11 using the simplifier requires 85 primitive inferences (0.0003 seconds). No hope of producing a very fast tool...

# This Talk: Improving Decompilation

#### Weaknesses of old approach:

- unnecessarily complicated
- sometimes very slow
- cannot handle code pointers

# This Talk: Improving Decompilation

#### Weaknesses of old approach:

- unnecessarily complicated
- sometimes very slow
- cannot handle code pointers

#### Contribution:

- simpler Hoare logic
- revised approach for better speed
- support for code pointers

Decompiler performs proofs in terms Hoare triples:

```
\{pre\}\ code\ \{post\}
```

Decompiler performs proofs in terms Hoare triples:

```
\{pre\}\ code\ \{post\}
```

Semantics parametrised by assert and next:

```
\forall state \ c. \ assert \ (code \cup c, pre) \ state \Longrightarrow \exists n. \ assert \ (code \cup c, post) \ (next^n(state))
```

Decompiler performs proofs in terms Hoare triples:

```
\{pre\}\ code\ \{post\}
```

Semantics parametrised by assert and next:

```
\forall state \ c. \ assert \ (code \cup c, pre) \ state \Longrightarrow \exists n. \ assert \ (code \cup c, post) \ (next^n(state))
```

We instantiate these for each architecture (ARM, x86, PowerPC), e.g.

```
arm_assert (code, pc, r_0, r_1, \dots, cond) state =
(cond \Longrightarrow code \text{ is in memory of } state \text{ and}
the PC of state is pc and \dots)
```

Decompiler performs proofs in terms Hoare triples:

```
\{pre\}\ code\ \{post\}
```

Semantics parametrised by assert and next:

```
\forall state \ c. \ assert \ (code \cup c, pre) \ state \Longrightarrow \exists n. \ assert \ (code \cup c, post) \ (next^n(state))
```

We instantiate these fo

pre/post are tuples, allows fast composition

```
arm_assert (code, pc, r_0, r_1, \ldots, cond) state =
(cond \Longrightarrow code \text{ is in memory of } state \text{ and}
the PC of state is pc and \ldots)
```

Decompiler performs proofs in terms Hoare triples:

```
\{pre\}\ code\ \{post\}
```

Semantics parametrised by assert and next:

```
\forall state \ c. \ assert \ (code \cup c, pre) \ state \Longrightarrow \exists n. \ assert \ (code \cup c, post) \ (next^n(state))
```

We instantiate these fo

pre/post are tuples, allows fast composition

```
arm_assert (code, pc, r_0, r_1, \ldots, cond) state =
(cond \Longrightarrow code \text{ is in memory of } state \text{ and}
\land the PC of state is pc and \ldots)
```

side-condition is accumulated in 'postcondition'

Decompiler performs proofs in terms Hoare triples:

```
\{pre\}\ code\ \{post\}
```

Semantics parametrised by assert and next:

```
\forall state\ c.\ assert\ (code \cup c, pre)\ state \Longrightarrow
```

program counter value is explicitly part of pre/post

We instantiate these for p e/post are tuples, allows fast composition

```
arm_assert (code, pc, r_0, r_1, \ldots, cond) state =
(cond \Longrightarrow code \text{ is in memory of } state \text{ and}
\land the PC of state \text{ is } pc \text{ and } \ldots)
```

side-condition is accumulated in 'postcondition'

# Function extraction

#### Decompilation algorithm:

- Step I: evaluate underlying ISA model (prove Hoare triples for each instruction)
- Step 2: construct CFG and find 'decompilation rounds' (usually one round per loop)
- Step 3: for each round, compose a Hoare triple theorem:

$$\begin{aligned} &\{pre[v_0\dots v_n]\}\\ &code\\ &\{\text{let }(v_0'\dots v_n')=f(v_0\dots v_n)\text{ in }post[v_0'\dots v_n']\}\end{aligned}$$

if the code contains a loop, apply a loop rule (next slide...)

# Function extraction

#### Decompilation algorithm:

- Step I: evaluate underlying ISA model (prove Hoare triples for each instruction)
- Step 2: construct CFG and find 'decompilation rounds' (usually one round per loop)
- Step 3: for each round, compose a Hoare triple theorem:

$$\{pre[v_0 \dots v_n]\}$$
 
$$code$$
 
$$\{\text{let } (v_0' \dots v_n') = f(v_0 \dots v_n) \text{ in } post[v_0' \dots v_n']\}$$

if the code

collects both update and side-conditions

# Loop Rule

If there are loops in the code then apply:

```
(\forall x. \{pre \ x\} \ code \ \{if \ g \ x \ then \ pre \ (f \ x) \ else \ post \ (d \ x)\} \implies (\forall x. \{pre \ x\} \ code \ \{post \ (tailrec \ g \ f \ d \ x))\}
```

where tailrec is a function format that satisfies:

tailrec g f d x =if g x then tailrec g f d (f x) else d x

Definition of tailrec is in the paper.

```
Assembly code:
```

```
L0: ldr r1, [r2, r3] ; load mem[r2+r3] into r1 L1: add r0, r1 ; add r1 to r0 L2: subs r3, #4 ; decrement r3 by 4 L3: bne L0 ; goto L0 if r3 \neq 0 L4:
```

```
Assembly code: L0: ldr r1, [r2, r3] ; load mem[r2+r3] into r1 L1: add r0, r1 ; add r1 to r0 L2: subs r3, #4 ; decrement r3 by 4 L3: bne L0 ; goto L0 if r3 \neq 0 L4:
```

#### **Extracted function:**

```
\begin{aligned} \operatorname{sum}(cond,r_0,r_1,r_2,r_3,m) &= \\ \operatorname{let} cond &= cond \wedge \operatorname{valid\_address}\ (r_2+r_3)\ m \text{ in} \\ \operatorname{let} r_1 &= m(r_2+r_3) \text{ in} \\ \operatorname{let} r_0 &= r_0+r_1 \text{ in} \\ \operatorname{let} r_3 &= r_3-4 \text{ in} \\ \operatorname{if} r_3 &= 0 \text{ then } (cond,r_0,r_1,r_2,r_3,m) \\ &= \operatorname{else sum}(cond,r_0,r_1,r_2,r_3,m) \end{aligned}
```

```
Assembly code:
```

```
L0: ldr r1, [r2, r3] ; load mem[r2+r3] into r1

L1: add r0, r1 ; add r1 to r0

L2: subs r3, #4 ; decrement r3 by 4

L3: bne L0 ; goto L0 if r3 \neq 0

L4:
```

#### **Extracted function:**

 $\operatorname{sum}(cond, r_0, r_1, r_2, r_3, m) =$ 

side-conditions part of function

, let  $cond=cond \wedge {\sf valid\_address}\ (r_2+r_3)\ m$  in let  $r_1=m(r_2+r_3)$  in let  $r_0=r_0+r_1$  in let  $r_3=r_3-4$  in if  $r_3=0$  then  $(cond,r_0,r_1,r_2,r_3,m)$  else  ${\sf sum}(cond,r_0,r_1,r_2,r_3,m)$ 

#### Assembly code:

```
L0: ldr r1, [r2, r3] ; load mem[r2+r3] into r1
L1: add r0, r1 ; add r1 to r0
L2: subs r3, #4 ; decrement r3 by 4
L3: bne L0 ; goto L0 if r3 \neq 0
L4:
```

#### **Extracted function:**

 $sum(cond, r_0, r_1, r_2, r_3, m) =$ 

side-conditions part of function

Let  $cond=cond \wedge {\sf valid\_address}\ (r_2+r_3)\ m$  in let  $r_1=m(r_2+r_3)$  in let  $r_0=r_0+r_1$  in let  $r_3=r_3-4$  in if  $r_3=0$  then  $(cond,r_0,r_1,r_2,r_3,m)$  else  ${\sf sum}(cond,r_0,r_1,r_2,r_3,m)$ 

#### Certificate theorem:

```
(\operatorname{sum}(c, r_0, r_1, r_2, r_3, m) = (\operatorname{true}, r'_0, r'_1, r'_2, r'_3, m')) \Longrightarrow \{ \operatorname{ARM state holds}(r_0, r_1, r_2, r_3, m) \}  E7921003 E0800001 E2533004 1AFFFFFB \{ \operatorname{ARM state holds}(r'_0, r'_1, r'_2, r'_3, m') \}
```

#### Assembly code:

```
L0: ldr r1, [r2, r3] ; load mem[r2+r3] into r1
L1: add r0, r1 ; add r1 to r0
L2: subs r3, #4 ; decrement r3 by 4
L3: bne L0 ; goto L0 if r3 \neq 0
L4:
```

#### **Extracted function:**

 $\operatorname{sum}(cond, r_0, r_1, r_2, r_3, m) =$ 

side-conditions part of function

Let  $cond = cond \wedge \mathsf{valid\_address}\ (r_2 + r_3)\ m$  in

let 
$$r_1 = m(r_2 + r_3)$$
 in

let 
$$r_0 = r_0 + r_1$$
 in

side-conditions must be true

$$\begin{array}{c} \operatorname{let} r_3 = r_3 - 4 \operatorname{in} \\ \operatorname{if} r_3 = 0 \operatorname{then} \left( \operatorname{cond}, r_0 \right) \\ \operatorname{else sum} (\operatorname{cond}, r_1, r_2, r_3, m) \end{array}$$

Certificate theorem:

```
(\operatorname{sum}(c, r_0, r_1, r_2, r_3, m) = (\operatorname{true}, r'_0, r'_1, r'_2, r'_3, m')) \Longrightarrow \{ \operatorname{ARM state holds}(r_0, r_1, r_2, r_3, m) \}  E7921003 E0800001 E2533004 1AFFFFFB \{ \operatorname{ARM state holds}(r'_0, r'_1, r'_2, r'_3, m') \}
```

```
Assembly code: L0: ldr r4, [r5, r6] ; load mem[r5+r6] into r4 L1: blx r4 ; call code-pointer r4 L2: subs r6, #4 ; decrement r6 by 4 L3: bne L0 ; goto L0 if r6 \neq 0 L4:
```

```
Assembly code: L0: ldr r4, [r5, r6] ; load mem[r5+r6] into r4 ; call code-pointer r4 L2: subs r6, #4 ; decrement r6 by 4 ; goto L0 if r6 \neq 0 L4:
```

```
Assembly code:
                                  L0: ldr r4, [r5, r6] ; load mem[r5+r6] into r4
                                  L1: blx r4
                                                   ; call code-pointer r4
                                  L2: subs r6, #4 ; decrement r6 by 4
   call to code pointer
                                                               ; goto L0 if r6 \neq 0
                                  L3: bne L0
                                  T.4:
Extracted function:
                                  calls(cond, pc, r_4, r_5, r_6, r_{14}, m) =
                                     if pc = 10 then
                                       let cond = cond \wedge \text{valid\_address } (r_5 + r_6) \ m \text{ in}
                                       let r_4 = m(r_5 + r_6) in
                                       let cond = cond \land word\_aligned\_address r_4 in
                                       let (pc, r_{14}) = (r_4, L2) in
                                          (cond, pc, r_4, r_5, r_6, r_{14}, m)
                                     else if pc = L2 then
                                       let r_6 = r_6 - 4 in
                                           if r_6 = 0 then (cond, L4, r_4, r_5, r_6, r_{14}, m)
                                                     else (cond, L0, r_4, r_5, r_6, r_{14}, m)
                                     else (cond, pc, r_4, r_5, r_6, r_{14}, m)
```

```
Assembly code:
                                  L0: ldr r4, [r5, r6] ; load mem[r5+r6] into r4
                                  L1: blx r4
                                                               ; call code-pointer r4
                                  L2: subs r6, #4 ; decrement r6 by 4
   call to code pointer
                                                                ; goto L0 if r6 \neq 0
                                  L3: bne L0
                                  L4:
                                                            PC is an input
Extracted function:
                                  calls(cond, pc, r_4, r_5, r_6, r_{14}, m) =
                                     if pc = 10 then
                                        let cond = cond \wedge \text{valid\_address } (r_5 + r_6) \ m \text{ in}
                                        let r_4 = m(r_5 + r_6) in
                                        let cond = cond \land word\_aligned\_address r_4 in
                                        let (pc, r_{14}) = (r_4, L2) in
                                           (cond, pc, r_4, r_5, r_6, r_{14}, m)
                                     else if pc = L2 then
                                        let r_6 = r_6 - 4 in
                                            if r_6 = 0 then (cond, L4, r_4, r_5, r_6, r_{14}, m)
                                                      else (cond, L0, r_4, r_5, r_6, r_{14}, m)
                                     else (cond, pc, r_4, r_5, r_6, r_{14}, m)
```

```
Assembly code:
                                  L0: ldr r4, [r5, r6] ; load mem[r5+r6] into r4
                                  L1: blx r4
                                                               ; call code-pointer r4
                                  L2: subs r6,#4
                                                               ; decrement r6 by 4
   call to code pointer
                                                               ; goto L0 if r6 \neq 0
                                  L3: bne L0
                                  L4:
                                                            PC is an input
Extracted function:
                                  calls(cond, pc, r_4, r_5, r_6, r_{14}, m) =
                                     if pc = 10 then
                                        let cond = cond \wedge \text{valid\_address } (r_5 + r_6) m \text{ in }
                                        let r_4 = m(r_5 + r_6) in
         test for value of PC
                                        let cond = cond \land word\_aligned\_address r_4 in
                                        let (pc, r_{14}) = (r_4, L2) in
                                           (cond, pc, r_4, r_5, r_6, r_{14}, m)
                                     else if pc = L2 then
                                        let r_6 = r_6 - 4 in
                                            if r_6 = 0 then (cond, L4, r_4, r_5, r_6, r_{14}, m)
                                                     else (cond, L0, r_4, r_5, r_6, r_{14}, m)
                                     else (cond, pc, r_4, r_5, r_6, r_{14}, m)
```

```
Assembly code:
                                  L0: ldr r4, [r5, r6] ; load mem[r5+r6] into r4
                                  L1: blx r4
                                                               ; call code-pointer r4
                                  L2: subs r6, #4 ; decrement r6 by 4
   call to code pointer
                                                               ; goto L0 if r6 \neq 0
                                  L3: bne L0
                                  L4:
                                                            PC is an input
Extracted function:
                                  calls(cond, pc, r_4, r_5, r_6, r_{14}, m) =
                                     if pc = 10 then
                                        let \ cond = cond \land \mathsf{valid\_address} \ (r_5 + r_6) \ m \ \mathsf{in}
                                        let r_4 = m(r_5 + r_6) in
         test for value of PC
                                        let cond = cond \land word\_aligned\_address r_4 in
                                        let (pc, r_{14}) = (r_4, L2) in
                                         (cond, pc, r_4, r_5, r_6, r_{14}, m)
                                     else if pc = 12 then
                  PC updated
                                        let r_6 = r_6 - 4 in
                                            if r_6 = 0 then (cond, L4, r_4, r_5, r_6, r_{14}, m)
                                                     else (cond, L0, r_4, r_5, r_6, r_{14}, m)
                                     else (cond, pc, r_4, r_5, r_6, r_{14}, m)
```

```
Assembly code:
                                    L0: ldr r4, [r5, r6] ; load mem[r5+r6] into r4
                                    L1: blx r4
                                                                  ; call code-pointer r4
                                    L2: subs r6,#4
                                                                 ; decrement r6 by 4
     call to code pointer
                                                                  ; goto L0 if r6 \neq 0
                                    L3: bne L0
                                    T.4:
                                                              PC is an input
 Extracted function:
                                    calls(cond, pc, r_4, r_5, r_6, r_{14}, m) =
                                       if pc = 10 then
                                          let cond = cond \wedge \text{valid\_address } (r_5 + r_6) m \text{ in }
                                          let r_4 = m(r_5 + r_6) in
          test for value of PC
                                          let cond = cond \land word\_aligned\_address r_4 in
                                          let (pc, r_{14}) = (r_4, L2) in
                                            (cond, nc, r_A, r_E, r_C, r_{1A}, m)
Certificate theorem:
                                    (\mathsf{calls}(c, pc, r_4, r_5, r_6, r_{14}, m) = (\mathsf{true}, pc', r'_4, \ldots)) \Longrightarrow
                                    { ARM state holds (r_4, r_5, r_6, r_{14}, m) and PC is pc }
                                    E7954006 E12FFF34 E2566004 1AFFFFFB
                                    { ARM state holds (r'_4, r'_5, r'_6, r'_{14}, m') and PC is pc' }
```

### Performance Numbers

Comparison between new and old approach.

Cost given in seconds (s) and HOL inference rules (i).

ARM machine code	instr.	time/cost of old	time/cost of new	reduction	model eval.
sum of array (Sec. I-A)	4	2.5 s (73,039 i)	0.3 s (4,019 i)	86 % (94 %)	7.8 s (1.5 Mi)
copying garbage collector [10]	89	50 s (1,526,281 i)	6.0 s (53,301 i)	88 % (97 %)	173 s (40 Mi)
1024-bit multiword addition	224	70 s (1,029,685 i)	1.2 s (10,802 i)	98 % (99 %)	37 s (8.9 Mi)
256-bit Skein hash function	1,352	5,366 s (21,432,926 i)	56 s (1,842,642 i)	99 % (91 %)	500 s (105 Mi)

Cost of evaluating the ISA model is separate as this cost is independent of decompilation approach.

### Performance Numbers

Comparison between new and old approach.

Cost given in seconds (s) and HOL inference rules (i).

ARM machine code	instr.	time/cost of old	time/cost of new	reduction	model eval.
sum of array (Sec. I-A)	4	2.5 s (73,039 i)	0.3 s (4,019 i)	86 % (94 %)	7.8 s (1.5 Mi)
copying garbage collector [10]	89	50 s (1,526,281 i)	6.0 s (53,301 i)	88 % (97 %)	173 s (40 Mi)
1024-bit multiword addition	224	70 s (1,029,685 i)	1.2 s (10,802 i)	98 % (99 %)	37 s (8.9 Mi)
256-bit Skein hash function	1,352	5,366 s (21,432,926 i)	56 s (1,842,642 i)	99 % (91 %)	500 s (105 Mi)

Cost of evaluating the ISA model is separate as this cost is independent of decompilation approach.

### Performance Numbers

Comparison between new and old approach.

Cost given in seconds (s) and HOL inference rules (i).

ARM machine code	instr.	time/cost of old	time/cost of new	reduction	model eval.
sum of array (Sec. I-A)	4	2.5 s (73,039 i)	0.3 s (4,019 i)	86 % (94 %)	7.8 s (1.5 Mi)
copying garbage collector [10]	89	50 s (1,526,281 i)	6.0 s (53,301 i)	88 % (97 %)	173 s (40 Mi)
1024-bit multiword addition	224	70 s (1,029,685 i)	1.2 s (10,802 i)	98 % (99 %)	37 s (8.9 Mi)
256-bit Skein hash function	1,352	5,366 s (21,432,926 i)	56 s (1,842,642 i)	99 % (91 %)	500 s (105 Mi)

Cost of evaluating the ISA model is separate as this cost is independent of decompilation approach.

### More efficient ISA models...

#### Better, faster ISA models are in the pipeline...

ITP'12

#### Directions in ISA Specification

Anthony Fox

Computer Laboratory, University of Cambridge, UK

Abstract. This rough diamond presents a new domain-specific language (DSL) for producing detailed models of Instruction Set Architectures, such as ARM and x86. The language's design and methodology is discussed and we propose future plans for this work. Feedback is sought from the wider theorem proving community in helping establish future directions for this project. A parser and interpreter for the DSL has been developed in Standard ML, with an ARMv7 model used as a case study.

This paper describes recent work on developing a domain-specific language (DSL) for Instruction Set Architecture (ISA) specification. Various theorem

# Summary

#### Decompilation:

- extracts functions from machine code (ARM, x86, PowerPC)
- proves that the extracted functions are faithful to the code
- useful in proof of full functional correctness (e.g. seL4, Lisp)

# Summary

#### Decompilation:

- extracts functions from machine code (ARM, x86, PowerPC)
- proves that the extracted functions are faithful to the code
- useful in proof of full functional correctness (e.g. seL4, Lisp)

#### Improvements in this paper:

- simplified Hoare logic for easier mechanisation/automation
- significantly improved performance
- mow more widely applicable (support for code pointers)

# Summary

#### Decompilation:

- extracts functions from machine code (ARM, x86, PowerPC)
- proves that the extracted functions are faithful to the code
- useful in proof of full functional correctness (e.g. seL4, Lisp)

#### Improvements in this paper:

- simplified Hoare logic for easier mechanisation/automation
- significantly improved performance
- mow more widely applicable (support for code pointers)

#### Questions?