

THE SEMANTICS OF TRANSACTIONS AND WEAK MEMORY IN X86, POWER, ARM, AND C++

Nathan Chong
Arm Ltd.

Tyler Sorensen
Imperial

John Wickerson
Imperial

UCL PPLV Seminar, Thursday 10 May 2018

OUTLINE

OUTLINE

- Weak memory

OUTLINE

- Weak memory
- Transactions

OUTLINE

- Weak memory
- Transactions
- Weak memory and transactions

OUTLINE

- Weak memory
- Transactions
- Weak memory and transactions
- Validating our models

OUTLINE

- Weak memory
- Transactions
- Weak memory and transactions
- Validating our models
- The problem with lock elision

OUTLINE

- Weak memory
- Transactions
- Weak memory and transactions
- Validating our models
- The problem with lock elision
- Related and future work

WEAK MEMORY

WEAK MEMORY

```
MOV [x] 1
```

```
MOV [y] 1
```

```
MOV r0 [y]
```

```
MOV r1 [x]
```

WEAK MEMORY

<code>MOV [x] 1</code>	<code>MOV [y] 1</code>
<code>MOV r0 [y]</code>	<code>MOV r1 [x]</code>

`r0=1`

`r1=1`

WEAK MEMORY

MOV [x] 1	MOV [y] 1
MOV r0 [y]	MOV r1 [x]

r0=1

r1=1

r0=0

r1=1

WEAK MEMORY

```
MOV [x] 1
```

```
MOV [y] 1
```

```
MOV r0 [y]
```

```
MOV r1 [x]
```

```
r0=1
```

```
r0=0
```

```
r0=1
```

```
r1=1
```

```
r1=1
```

```
r1=0
```

WEAK MEMORY

<code>MOV [x] 1</code>	<code>MOV [y] 1</code>
<code>MOV r0 [y]</code>	<code>MOV r1 [x]</code>

`r0=1`

`r0=0`

`r0=1`

`r1=1`

`r1=1`

`r1=0`

SC

WEAK MEMORY

MOV [x] 1	MOV [y] 1
MOV r0 [y]	MOV r1 [x]

r0=1

r0=0

r0=1

r0=0

r1=1

r1=1

r1=0

r1=0

SC

WEAK MEMORY

<code>MOV [x] 1</code>	<code>MOV [y] 1</code>
<code>MOV r0 [y]</code>	<code>MOV r1 [x]</code>

`r0=1`

`r0=0`

`r0=1`

`r0=0`

`r1=1`

`r1=1`

`r1=0`

`r1=0`

SC

x86

WEAK MEMORY

```
MOV [x] 1 | MOV [y] 1
MOV r0 [y] | MOV r1 [x]
```

r0=1

r0=0

r0=1

r0=0

r1=1


r1=1

r1=0

r1=0

SC

x86



WEAK MEMORY

```
MOV [x] 1 | MOV [y] 1
MOV r0 [y] | MOV r1 [x]
```

r0=1

r0=0

r0=1


r0=0

r1=1


r1=1

r1=0

r1=0



x86





STACK MEMORY

```

MOV [x] 1 | MOV [y] 1
MOV r0 [y] | MOV r1 [x]

```

r0=1
r1=1


r0=0
r1=1


r0=1
r1=0

r0=0
r1=0



x86





```

MOV [x] 1 | MOV [y] 1
MOV r0 [y] | MOV r1 [x]

```

r0=1
r1=1


r0=0
r1=1


r0=1
r1=0

r0=0
r1=0



x86





```

MOV [x] 1 | MOV [y] 1
MOV r0 [y] | MOV r1 [x]


```

r0=1
r1=1


r0=0
r1=1



r0=1
r1=0

r0=0
r1=0




x86





```
MOV [x] 1
MOV r0 [y] | MOV
```



r0=1
r1=1


r0=0
r1=1



r0=
r1=0

r1=0




x86






```
MOV [x] 1
MOV r0 [y] | MOV
```







r0=1
r1=1

r0=0
r1=1

r0=
r1=0





WEAK MEMORY IS HARD!


- x86 proved tricky to formalise correctly [*Sarkar et al., POPL'09; Owens et al., TPHOLs'09*]
- Bug found in deployed "Power 5" processors [*Alglave et al., CAV'10*]
- C++ specification did not guarantee its own key property [*Batty et al., POPL'11*]
- Routine compiler optimisations are invalid under Java and C++ memory models [*Sevcik, PLDI'11; Vafeiadis et al. POPL'15*]
- Behaviour of NVIDIA graphics processors contradicted NVIDIA's programming guide [*Alglave et al., ASPLOS'15*]

MODELLING WEAK MEMORY

```
MOV [x] 1 | MOV [y] 1  
MOV r0 [y] | MOV r1 [x]
```

MODELLING WEAK MEMORY


```
MOV [x] 1 | MOV [y] 1  
MOV r0 [y] | MOV r1 [x]
```




r0=1 r1=1

MODELLING WEAK MEMORY

```
MOV [x] 1 | MOV [y] 1  
MOV r0 [y] | MOV r1 [x]
```




r0=1 r1=1




r0=0 r1=1


MODELLING WEAK MEMORY



MODELLING WEAK MEMORY



MODELLING WEAK MEMORY




SC: ✓

MODELLING WEAK MEMORY


```

MOV [x] 1 | MOV [y] 1
MOV r0 [y] | MOV r1 [x]
    
```




r0=1 r1=1

SC: ✓




r0=0 r1=1

SC: ✓




r0=1 r1=0




r0=0 r1=0

MODELLING WEAK MEMORY




MODELLING WEAK MEMORY




MODELLING WEAK MEMORY

```
MOV [x] 1 | MOV [y] 1
MOV r0 [y] | MOV r1 [x]
```




r0=1 r1=1

SC: ✓
x86: ✓




r0=0 r1=1

SC: ✓



r0=1 r1=0

SC: ✓




r0=0 r1=0

SC: ✗

MODELLING WEAK MEMORY


```

MOV [x] 1 | MOV [y] 1
MOV r0 [y] | MOV r1 [x]
    
```




r0=1 r1=1

SC: ✓
x86: ✓




r0=0 r1=1

SC: ✓
x86: ✓



r0=1 r1=0


SC: ✓



r0=0 r1=0

SC: ✗


MODELLING WEAK MEMORY



MODELLING WEAK MEMORY


```

MOV [x] 1 | MOV [y] 1
MOV r0 [y] | MOV r1 [x]
    
```




r0=1 r1=1

SC: ✓
x86: ✓




r0=0 r1=1

SC: ✓
x86: ✓



r0=1 r1=0

SC: ✓
x86: ✓



r0=0 r1=0

SC: ✗
x86: ✓

OUTLINE

- ~~Weak memory~~
- Transactions
- Weak memory and transactions
- Validating our models
- The problem with lock elision
- Related and future work

TRANSACTIONAL MEMORY

Transactional Memory: Architectural Support for Lock-Free Data Structures

Maurice Herlihy
Digital Equipment Corporation
Cambridge Research Laboratory
Cambridge MA 02139
herlihy@crl.dec.com

J. Eliot B. Moss
Dept. of Computer Science
University of Massachusetts
Amherst, MA 01003
moss@cs.umass.edu

Abstract

structures avoid common problems
ventional locking techniques in highl

- *Priority inversion* occurs when

if its operations do not

attempted while hold

TRANSACTIONAL MEMORY

- X86:

```
XBEGIN  
MOV [x] 42  
MOV [y] 36  
XEND
```

- C++:

```
atomic {  
    *x = 42;  
    *y = 36;  
}
```

- Power:

```
tbegin  
stw x #42  
stw y #36  
tend
```

Transactional Memory: Architectural Support for Lock-Free Data Structures

Maurice Herlihy
Digital Equipment Corporation
Cambridge Research Laboratory
Cambridge MA 02139
herlihy@crl.dec.com

J. Eliot B. Moss
Dept. of Computer Science
University of Massachusetts
Amherst, MA 01003
moss@cs.umass.edu

Abstract

structures avoid common problems
ventional locking techniques in highl

- Priority inversion occurs when

if its operations do not

empted while hold

OUTLINE

- ~~• Weak memory~~
- ~~• Transactions~~
- Weak memory and transactions
- Validating our models
- The problem with lock elision
- Related and future work

WEAK MEMORY + TM = ?

```
MOV [x] 1      ||      MOV [y] 1
MOV r0 [y]     ||      MOV r1 [x]
```

r0=1

r0=0

r0=1


r0=0

r1=1

r1=1

r1=0

r1=0



WEAK MEMORY + TM = ?

XBEGIN

MOV [x] 1

MOV r0 [y]

XEND

XBEGIN

MOV [y] 1

MOV r1 [x]

XEND

r0=1

r0=0

r0=1

r0=0

r1=1

r1=1

r1=0

r1=0

SC

x86

WEAK MEMORY + TM = ?

XBEGIN

MOV [x] 1

MOV r0 [y]

XEND

XBEGIN

MOV [y] 1

MOV r1 [x]

XEND

r0=1

r0=0

r0=1

r0=0

r1=1

r1=1

r1=0

r1=0

SC

x86

WEAK MEMORY + TM = ?

XBEGIN

MOV [x] 1

MOV r0 [y]

XEND

XBEGIN

MOV [y] 1

MOV r1 [x]

XEND

r0=1

r1=1

r0=0

r1=1

r0=1

r1=0

r0=0

r1=0

transactional SC


SC

x86


WEAK MEMORY + TM = ?

**sequential
consistency**


WEAK MEMORY + TM = ?




WEAK MEMORY + TM = ?



WEAK MEMORY + TM = ?



WEAK MEMORY + TM = ?




READ-MODIFY-WRITES

READ-MODIFY-WRITES

```
ldxr r1, [x]      || str #1, [x]  
add  r1, r1, #2  
stxr r2, r1, [x]
```

READ-MODIFY-WRITES


```
ldxr r1, [x]      || str #1, [x]  
add  r1, r1, #2  
stxr r2, r1, [x]
```



$r1=2$ $r2=0$ $x=1$

READ-MODIFY-WRITES



```
ldxr r1, [x]      || str #1, [x]  
add  r1, r1, #2  
stxr r2, r1, [x]
```



r1=2 r2=0 x=1



READ-MODIFY-WRITES

```
ldxr r1, [x]      || str #1, [x]  
add  r1, r1, #2  
stxr r2, r1, [x]
```






READ-MODIFY-WRITES

```
ldxr r1, [x]      || str #1, [x]  
add  r1, r1, #2  
stxr r2, r1, [x]
```






READ-MODIFY-WRITES

```
ldxr r1, [x]      || str #1, [x]  
add  r1, r1, #2  
stxr r2, r1, [x]
```







READ-MODIFY-WRITES

```
ldxr r1, [x]      || str #1, [x]  
add  r1, r1, #2  
stxr r2, r1, [x]
```







READ-MODIFY-WRITES

```
ldxr r1, [x]    || str #1, [x]
add  r1, r1, #2
stxr r2, r1, [x]
```








READ-MODIFY-WRITES

```
ldxr r1, [x]    || str #1, [x]
add  r1, r1, #2
stxr r2, r1, [x]
```








READ-MODIFY-WRITES

```
ldxr r1, [x]    || str #1, [x]
add  r1, r1, #2
stxr r2, r1, [x]
```




READ-MODIFY-WRITES

```
ldxr r1, [x]    || str #1, [x]
add  r1, r1, #2
stxr r2, r1, [x]
```




READ-MODIFY-WRITES


```
ldxr r1, [x]    || str #1, [x]
add  r1, r1, #2
stxr r2, r1, [x]
```




r1=2 r2=0 x=2




r1=2 r2=0 x=1




r1=2 r2=1 x=1



r1=3 r2=0 x=3









r1=3 r2=0 x=1




r1=3 r2=1 x=1

READ-MODIFY-WRITES


```
ldxr r1, [x]    || str #1, [x]
add  r1, r1, #2
stxr r2, r1, [x]
```





READ-MODIFY-WRITES






AXIOMS FOR TRANSACTIONS







AXIOMS FOR TRANSACTIONS








AXIOMS FOR TRANSACTIONS



AXIOMS FOR TRANSACTIONS



AXIOMS FOR TRANSACTIONS



X86 TRANSACTIONS

$\text{acyclic}(po_{\text{loc}} \cup com)$ (COHERENCE)

$\text{empty}(rmw \cap (fr_e; co_e))$ (RMWISOL)

$\text{acyclic}(hb)$ (ORDER)

where $ppo = ((W \times W) \cup (R \times W) \cup (R \times R)) \cap po$

$tfence = po \cap ((\neg stxn; stxn) \cup (stxn; \neg stxn))$

$L = \text{domain}(rmw) \cup \text{range}(rmw)$

$implied = [L]; po \cup po; [L] \cup tfence$

$hb = mfence \cup ppo \cup implied \cup rf_e \cup fr \cup co$

$\text{acyclic}(\text{stronglift}(com, stxn))$ (STRONGISOL)

$\text{acyclic}(\text{stronglift}(hb, stxn))$ (TXNORDER)

ARM TRANSACTIONS

$\text{acyclic}(po_{\text{loc}} \cup com)$ (COHERENCE)

$\text{acyclic}(ob)$ (ORDER)

where $dob = (\text{order imposed by dependencies, elided})$

$aob = (\text{order imposed by atomic RMWs, elided})$

$bob = (\text{order imposed by barriers, elided})$

$tfence = po \cap ((\neg stxn; stxn) \cup (stxn; \neg stxn))$

$ob = com_e \cup dob \cup aob \cup bob \cup tfence$

$\text{empty}(rmw \cap (fr_e; co_e))$ (RMWISOL)

$\text{acyclic}(\text{stronglift}(com, stxn))$ (STRONGISOL)


$\text{acyclic}(\text{stronglift}(ob, stxn))$ (TXNORDER)

$\text{empty}(rmw \cap tfence^*)$ (TXNCANCELSRMW)


POWER TRANSACTIONS

$\text{acyclic}(po_{\text{loc}} \cup \text{com})$	(COHERENCE)
$\text{empty}(rmw \cap (fr_e; co_e))$	(RMWISOL)
$\text{acyclic}(hb)$	(ORDER)
where $ppo = (\text{preserved program order, elided})$	
$tfence = po \cap ((\neg stxn; stxn) \cup (stxn; \neg stxn))$	
$fence = sync \cup tfence \cup (lwsync \setminus (W \times R))$	
$ihb = ppo \cup fence$	
$thb = (rf_e \cup ((fr_e \cup co_e)^*; ihb))^*; (fr_e \cup co_e)^*; rf_e^?$	
$hb = (rf_e^?; ihb; rf_e^?) \cup \text{weaklift}(thb, stxn)$	
$\text{acyclic}(co \cup prop)$	(PROPAGATION)
where $efence = rf_e^?; fence; rf_e^?$	
$prop_1 = [W]; efence; hb^*; [W]$	
$prop_2 = com_e^*; efence^*; hb^*; (sync \cup tfence); hb^*$	
$tprop_1 = rf_e; stxn; [W]$	
$tprop_2 = stxn; rf_e$	
$prop = prop_1 \cup prop_2 \cup tprop_1 \cup tprop_2$	
$\text{irreflexive}(fr_e; prop; hb^*)$	(OBSERVATION)
$\text{acyclic}(\text{stronglift}(com, stxn))$	(STRONGISOL)
$\text{acyclic}(\text{stronglift}(hb, stxn))$	(TXNORDER)
$\text{empty}(rmw \cap tfence^*)$	(TXNCANCELSRMW)


POWER TRANSACTIONS




POWER TRANSACTIONS




POWER TRANSACTIONS




POWER TRANSACTIONS




POWER TRANSACTIONS




POWER TRANSACTIONS




POWER TRANSACTIONS




POWER TRANSACTIONS



POWER TRANSACTIONS



POWER TRANSACTIONS



POWER TRANSACTIONS

$\text{acyclic}(po_{\text{loc}} \cup com)$	(COHERENCE)
$\text{empty}(rmw \cap (fr_e; co_e))$	(RMWISOL)
$\text{acyclic}(hb)$	(ORDER)
where $ppo = (\text{preserved program order, elided})$	
$tfence = po \cap ((\neg stxn; stxn) \cup (stxn; \neg stxn))$	
$fence = sync \cup tfence \cup (lwsync \setminus (W \times R))$	
$ihb = ppo \cup fence$	
$thb = (rf_e \cup ((fr_e \cup co_e)^*; ihb))^*; (fr_e \cup co_e)^*; rf_e^?$	
$hb = (rf_e^?; ihb; rf_e^?) \cup \text{weaklift}(thb, stxn)$	
$\text{acyclic}(co \cup prop)$	(PROPAGATION)
where $efence = rf_e^?; fence; rf_e^?$	
$prop_1 = [W]; efence; hb^*; [W]$	
$prop_2 = com_e^*; efence^*; hb^*; (sync \cup tfence); hb^*$	
$tprop_1 = rf_e; stxn; [W]$	
$tprop_2 = stxn; rf_e$	
$prop = prop_1 \cup prop_2 \cup tprop_1 \cup tprop_2$	
$\text{irreflexive}(fr_e; prop; hb^*)$	(OBSERVATION)
$\text{acyclic}(\text{stronglift}(com, stxn))$	(STRONGISOL)
$\text{acyclic}(\text{stronglift}(hb, stxn))$	(TXNORDER)
$\text{empty}(rmw \cap tfence^*)$	(TXNCANCELSRMW)

C++ TRANSACTIONS

irreflexive($hb; com^*$) (HBCom)

where $sw = (synchronises-with, elided)$

$ecom = com \cup (co; rf)$

$tsw = weaklift(ecom, stxn)$

$hb = (sw \cup tsw \cup po)^+$

empty($rmw \cap (fr_e; co_e)$) (RMWISOL)

acyclic($po \cup rf$) (NoTHINAIR)

acyclic(psc) (SEQCST)

where $psc = (constraints\ on\ SC\ events, elided)$

empty($cnf \setminus Ato^2 \setminus (hb \cup hb^{-1})$) (NoRACE)

where $cnf = ((W \times W) \cup (R \times W) \cup (W \times R)) \cap sloc \setminus id$

OUTLINE

- ~~• Weak memory~~
- ~~• Transactions~~
- ~~• Weak memory and transactions~~
- Validating our models
- The problem with lock elision
- Related and future work

MODEL VALIDATION

Arch.	E	Synthesis time (s)	Forbid			Allow		
			T	S	\neg S	T	S	\neg S
x86	2	4	0	0	0	2	2	0
	3	22	4	0	4	24	23	1
	4	87	22	0	22	99	99	0
	5	260	42	0	42	249	244	5
	6	4402	133	0	133	895	832	63
	7	>7200	307	0	307	2457	1901	556
Total (x86):			508	0	508	3726	3101	625
Power	2	13	2	0	2	7	7	0
	3	58	9	0	9	44	44	0
	4	318	60	0	60	184	175	9
	5	9552	353	0	353	1517	1330	187
	6	>7200	922	0	922	5043	4407	636
Total (Power):			1346	0	1346	6795	5963	832

MODEL VALIDATION


- Adding/coalescing/extending transactions should not introduce new behaviours.

MODEL VALIDATION

- Adding/coalescing/extending transactions should not introduce new behaviours.
- Counterexample:


MODEL VALIDATION

- Adding/coalescing/extending transactions should not introduce new behaviours.
- Counterexample:



MODEL VALIDATION


- Adding/coalescing/extending transactions should not introduce new behaviours.
- Counterexample:



MODEL VALIDATION

- Adding/coalescing/extending transactions should not introduce new behaviours.


- Counterexample:



MODEL VALIDATION

- Adding/coalescing/extending transactions should not introduce new behaviours.

- Counterexample:



- C++ transactions compile soundly to x86/Power/Arm transactions via the usual mapping

OUTLINE

- ~~• Weak memory~~
- ~~• Transactions~~
- ~~• Weak memory and transactions~~
- ~~• Validating our models~~
- The problem with lock elision
- Related and future work

LOCK ELISION

`x := x+2` {
lock()
ldr W5, [X0]
add W5, W5, #2
str W5, [X0]
unlock()

lock()
mov W7, #1
str W7, [X0]
unlock() } `x := 1`

LOCK ELISION

Loop:

```
ldaxr W2, [X1]
cbnz W2, Loop
mov W3, #1
stxr W4, W3, [X1]
cbnz W4, Loop
ldr W5, [X0]
add W5, W5, #2
str W5, [X0]
stlr WZR, [X1]
```

$x := x + 2$



```
txbegin
```

```
ldr W6, [X1]
```

```
cbz W6, L1
```

```
txabort
```

```
L1:
```

```
mov W7, #1
```

```
str W7, [X0]
```

```
txend
```



$x := 1$

LOCK ELISION

Loop:

```
ldaxr W2,[X1]
cbnz W2,Loop
mov W3,#1
stxr W4,W3,[X1]
cbnz W4,Loop
ldr W5,[X0]
add W5,W5,#2
str W5,[X0]
stlr WZR,[X1]
```

```
txbegin
ldr W6,[X1]
cbz W6,L1
txabort
L1:
mov W7,#1
str W7,[X0]
txend
```

LOCK ELISION

Loop:

```
✓ ldaxr W2, [X1]
  cbnz W2, Loop
  mov W3, #1
  stxr W4, W3, [X1]
  cbnz W4, Loop
  ldr W5, [X0]
  add W5, W5, #2
  str W5, [X0]
  stlr WZR, [X1]
```

```
txbegin
ldr W6, [X1]
cbz W6, L1
txabort
L1:
mov W7, #1
str W7, [X0]
txend
```

LOCK ELISION

Loop:

```
✓ldaxr W2,[X1]
✓cbnz W2,Loop
mov W3,#1
stxr W4,W3,[X1]
cbnz W4,Loop
ldr W5,[X0]
add W5,W5,#2
str W5,[X0]
stlr WZR,[X1]
```

```
txbegin
ldr W6,[X1]
cbz W6,L1
txabort
L1:
mov W7,#1
str W7,[X0]
txend
```

LOCK ELISION

Loop:

```
✓ ldaxr W2, [X1]
✓ cbnz W2, Loop
  mov W3, #1
  stxr W4, W3, [X1]
  cbnz W4, Loop
✓ ldr W5, [X0]
  add W5, W5, #2
  str W5, [X0]
  stlr WZR, [X1]
```

```
txbegin
ldr W6, [X1]
cbz W6, L1
txabort
L1:
mov W7, #1
str W7, [X0]
txend
```

LOCK ELISION

Loop:

```
✓ ldaxr W2, [X1]
✓ cbnz W2, Loop
mov W3, #1
stxr W4, W3, [X1]
cbnz W4, Loop
✓ ldr W5, [X0]
add W5, W5, #2
str W5, [X0]
stlr WZR, [X1]
```

```
✓ txbegin
ldr W6, [X1]
cbz W6, L1
txabort
L1:
mov W7, #1
str W7, [X0]
txend
```

LOCK ELISION

Loop:

```
✓ ldaxr W2, [X1]
✓ cbnz W2, Loop
mov W3, #1
stxr W4, W3, [X1]
cbnz W4, Loop
✓ ldr W5, [X0]
add W5, W5, #2
str W5, [X0]
stlr WZR, [X1]
```

```
✓ txbegin
✓ ldr W6, [X1]
cbz W6, L1
txabort
L1:
mov W7, #1
str W7, [X0]
txend
```

LOCK ELISION

Loop:

```
✓ ldaxr W2, [X1]
✓ cbnz W2, Loop
mov W3, #1
stxr W4, W3, [X1]
cbnz W4, Loop
✓ ldr W5, [X0]
add W5, W5, #2
str W5, [X0]
stlr WZR, [X1]
```

```
✓ txbegin
✓ ldr W6, [X1]
✓ cbz W6, L1
txabort
L1:
mov W7, #1
str W7, [X0]
txend
```


LOCK ELISION

Loop:

```
✓ldaxr W2,[X1]
✓cbnz W2,Loop
  mov  W3,#1
  stxr W4,W3,[X1]
  cbnz W4,Loop
✓ldr  W5,[X0]
  add  W5,W5,#2
  str  W5,[X0]
  stlr WZR,[X1]
```

```
✓txbegin
✓ldr  W6,[X1]
✓cbz  W6,L1
✓txabort
  L1:
  mov  W7,#1
  str  W7,[X0]
  txend
```

LOCK ELISION

Loop:

```
✓ldaxr W2,[X1]
✓cbnz W2,Loop
  mov  W3,#1
  stxr W4,W3,[X1]
  cbnz W4,Loop
✓ldr  W5,[X0]
  add  W5,W5,#2
  str  W5,[X0]
  stlr WZR,[X1]
```

```
✓txbegin
✓ldr  W6,[X1]
✓cbz  W6,L1
✓txabort
✓L1:
  mov  W7,#1
  str  W7,[X0]
  txend
```

LOCK ELISION

Loop:

```
✓ ldaxr W2, [X1]
✓ cbnz W2, Loop
  mov W3, #1
  stxr W4, W3, [X1]
  cbnz W4, Loop
✓ ldr W5, [X0]
  add W5, W5, #2
  str W5, [X0]
  stlr WZR, [X1]
```

```
✓ txbegin
✓ ldr W6, [X1]
✓ cbz W6, L1
✓ txabort
✓ L1:
✓ mov W7, #1
  str W7, [X0]
  txend
```

LOCK ELISION

Loop:

✓ **ldaxr** W2, [X1]

✓ **cbnz** W2, Loop

mov W3, #1

stxr W4, W3, [X1]

cbnz W4, Loop

✓ **ldr** W5, [X0]

add W5, W5, #2

str W5, [X0]

stlr WZR, [X1]

✓ **txbegin**

✓ **ldr** W6, [X1]

✓ **cbz** W6, L1

✓ **txabort**

✓ **L1:**

✓ **mov** W7, #1

✓ **str** W7, [X0]

txend

LOCK ELISION

Loop:

✓ **ldaxr** W2, [X1]

✓ **cbnz** W2, Loop

mov W3, #1

stxr W4, W3, [X1]

cbnz W4, Loop

✓ **ldr** W5, [X0]

add W5, W5, #2

str W5, [X0]

stlr WZR, [X1]

✓ **txbegin**

✓ **ldr** W6, [X1]

✓ **cbz** W6, L1

✓ **txabort**

✓ **L1:**

✓ **mov** W7, #1

✓ **str** W7, [X0]

✓ **txend**

LOCK ELISION

Loop:

✓ **ldaxr** W2, [X1]

✓ **cbnz** W2, Loop

✓ **mov** W3, #1

stxr W4, W3, [X1]

cbnz W4, Loop

✓ **ldr** W5, [X0]

add W5, W5, #2

str W5, [X0]

stlr WZR, [X1]

✓ **txbegin**

✓ **ldr** W6, [X1]

✓ **cbz** W6, L1

✓ **txabort**

✓ **L1:**

✓ **mov** W7, #1

✓ **str** W7, [X0]

✓ **txend**

LOCK ELISION

Loop:

✓ **ldaxr** W2, [X1]
✓ **cbnz** W2, Loop
✓ **mov** W3, #1
✓ **stxr** W4, W3, [X1]
 cbnz W4, Loop
✓ **ldr** W5, [X0]
 add W5, W5, #2
 str W5, [X0]
 stlr WZR, [X1]

✓ **txbegin**
✓ **ldr** W6, [X1]
✓ **cbz** W6, L1
✓ **txabort**
✓ **L1:**
✓ **mov** W7, #1
✓ **str** W7, [X0]
✓ **txend**

LOCK ELISION

Loop:

✓ **ldaxr** W2, [X1]
✓ **cbnz** W2, Loop
✓ **mov** W3, #1
✓ **stxr** W4, W3, [X1]
✓ **cbnz** W4, Loop
✓ **ldr** W5, [X0]
add W5, W5, #2
str W5, [X0]
stlr WZR, [X1]

✓ **txbegin**
✓ **ldr** W6, [X1]
✓ **cbz** W6, L1
✓ **txabort**
✓ **L1:**
✓ **mov** W7, #1
✓ **str** W7, [X0]
✓ **txend**

LOCK ELISION

Loop:

✓ **ldaxr** W2, [X1]

✓ **cbnz** W2, Loop

✓ **mov** W3, #1

✓ **stxr** W4, W3, [X1]

✓ **cbnz** W4, Loop

✓ **ldr** W5, [X0]

✓ **add** W5, W5, #2

str W5, [X0]

stlr WZR, [X1]

✓ **txbegin**

✓ **ldr** W6, [X1]

✓ **cbz** W6, L1

✓ **txabort**

✓ **L1:**

✓ **mov** W7, #1

✓ **str** W7, [X0]

✓ **txend**

LOCK ELISION

Loop:

✓ **ldaxr** W2, [X1]

✓ **cbnz** W2, Loop

✓ **mov** W3, #1

✓ **stxr** W4, W3, [X1]

✓ **cbnz** W4, Loop

✓ **ldr** W5, [X0]

✓ **add** W5, W5, #2

✓ **str** W5, [X0]

stlr WZR, [X1]

✓ **txbegin**

✓ **ldr** W6, [X1]

✓ **cbz** W6, L1

✓ **txabort**

✓ **L1:**

✓ **mov** W7, #1

✓ **str** W7, [X0]


✓ **txend**

LOCK ELISION

Loop:

- ✓ **ldaxr** W2, [X1]
- ✓ **cbnz** W2, Loop
- ✓ **mov** W3, #1
- ✓ **stxr** W4, W3, [X1]
- ✓ **cbnz** W4, Loop
- ✓ **ldr** W5, [X0]
- ✓ **add** W5, W5, #2
- ✓ **str** W5, [X0]
- ✓ **stlr** WZR, [X1]
- ✓ **txbegin**
- ✓ **ldr** W6, [X1]
- ✓ **cbz** W6, L1
- ✓ **txabort**
- ✓ **L1:**
- ✓ **mov** W7, #1
- ✓ **str** W7, [X0]
- ✓ **txend**

LOCK ELISION



OUTLINE

- ~~• Weak memory~~
- ~~• Transactions~~
- ~~• Weak memory and transactions~~
- ~~• Validating our models~~
- ~~• The problem with lock elision~~
- Related and future work

RELATED WORK

- Dongol, Jagadeesan, and Riely (POPL '18):
 - 👎 atomicity only
 - 👎 not empirically validated
 - 👍 handle aborted transactions
 - 👎 establish metatheory

FUTURE DIRECTIONS

FUTURE DIRECTIONS

- Validate our model of C++ transactions

FUTURE DIRECTIONS

- Validate our model of C++ transactions
- Account for aborted/failed transactions

FUTURE DIRECTIONS

- Validate our model of C++ transactions
- Account for aborted/failed transactions
- Extend Power model to handle "rollback-only" transactions, and **tsuspend** and **tresume** instructions

FUTURE DIRECTIONS

- Validate our model of C++ transactions
- Account for aborted/failed transactions
- Extend Power model to handle "rollback-only" transactions, and **tsuspend** and **tresume** instructions
- Operational models

FUTURE DIRECTIONS

- Validate our model of C++ transactions
- Account for aborted/failed transactions
- Extend Power model to handle "rollback-only" transactions, and **tsuspend** and **tresume** instructions
- Operational models
- Verify code that implements or uses TM

THE SEMANTICS OF TRANSACTIONS AND WEAK MEMORY IN X86, POWER, ARM, AND C++

Nathan Chong
Arm Ltd.

Tyler Sorensen
Imperial

John Wickerson
Imperial

UCL PPLV Seminar, Thursday 10 May 2018