

# Computer Design

## Supervision 1 (SystemVerilog)

**Supervisor:** Joe Isaacs (josi2).

All work should be submitted in PDF form 36 hours before the supervision to the email `josi2@cam.ac.uk`

1. <http://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2002p4q3.pdf>
2. <http://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2006p3q1.pdf>
3. <http://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2013p5q1.pdf>
4. <http://www.cl.cam.ac.uk/teaching/exams/pastpapers/y2008p3q1.pdf>