HOME       UP       PREV       NEXT (Memory Address Mapping and Decode)  

A canonical D8/A16 Micro-Computer

Early microcomputer structure, using a bidirectional/tri-state data bus.
14: (C) 2008-18, DJ Greaves, University of Cambridge, Computer Laboratory.