






CHASSIS II.



<u>Inputs</u>		<u>Outputs</u>	
<u>Pin No.- Source</u>		<u>Pin No.- Designation</u>	
39	γ (J37)	60	+ p
40	ω (J36)	66	- p
41	ωu (J42)	67	Carry out
42	ωu (J41)	68	- w
43	$p r$ (J45)	69	+ w
44	$r w$ (J32)		
45	$s w$ (J33)	<u>Neon Outputs.</u>	
46	+ r (J44)	25	q
47	+ p (J26)	26	s
48	+ w (J31)	27	t
49	ωt (J34)	28	u
50	ωs (J39)	29	p
51	χu (J43)	30	w
52	χq (J38)	31	r
53	χt (J35)	32	+
54	χs (J40)	33	Cy
70	- X		
71	+ X		
72	Carry in, +Z ₂ (See note)		

NOTE



- +Z₂ is connected to pin 72 of Digit 19.
- Pin 72 is connected to pin 67 of next less significant digit for digits 18 to 9.




Chassis 2
S
E



Class: 2
3
q





Chassis 2
 0 +
 4