





Transfer pulse
(transparent jam)

For diagrammatic form of this circuit see 2


Cathode follower
level shifter/buffer

Chassis 1/2

Generic logic schema:



V_n	Valve N°.
P/f	Flip-Flop letter
P	Input/Output pin N°.
TU	Take-Up valve
Tr	Transfer




Half-adder XOR gate

Clamp: 0, -12V

Valve Nos shown for chassis 1.
For chassis 2 Valve Nos.
are shown by 2.

The pin connections for the
Adder on chassis 1 & 2
are the same.

W
Adder 1
Adder 2




Value N_{22} shown
for chassis I.
For chassis II increase value
 N_{22} by 2.


The pin connection for
the 6072 of chassis I & 2
are the same.

Chassis I/2
Answer 2
4

Full adder schematic symbol



The Adder will be
shown as above.



As ADDER

M	1	1	0	0	1	1	0	0
H	0	1	0	1	0	1	0	1
C _{yi}	0	0	0	0	1	1	1	1
Sum	1	0	0	1	0	1	1	0
C _{yo}	0	1	0	0	1	1	0	1

As SUBTRACTOR

M	1	1	0	0	1	1	0	0
H	1	0	1	0	1	0	1	0
C _{yi}	1	1	1	1	0	0	0	0
Diff	1	0	0	1	0	1	1	0
C _{yo}	1	0	1	1	0	0	1	0


N.B. That M and Sum (which is the for '1') are same for both adder & subtractor connections.

That H and C_{yi} are complementary for subtractor. (C_{yo} → refer '1' as adder).

EP SAC 2- ADDERS

logical


H. 0101 0101
M 0011 0011
Cyi 0000 1111



As Subtractor

M	0011	0011
H	0101	0101
Cyi	0000	1111
M-H	0110	0110
Diff	0110	1001
Cyo	0100	1101

H. 0101 0101
H. 0011 0011
Ci. 0000 1111



As Adder

M	0011	0011
H	0101	0101
Cyi	0000	1111
M+H	0110	0110
Sum	0110	1001
Cyo	0001	0111