Formal verification of VIPER’s ALU

Wai Wong

April 1993
## Contents

1 Introduction .................................................. 4

2 The ALU models ................................................. 4
   2.1 An informal description .................................. 5
   2.2 Creating the formal model ............................... 9
   2.3 Representation of words ................................. 10
   2.4 A formal ALU model in HOL ............................. 12
   2.5 Logical connectives—the theory LOGIC ............... 12
   2.6 Declare required word sizes—the theory WORD_WIDTHS 15
   2.7 Common definitions—the theory COMMON ................ 15
   2.8 Specification of the ALU—the theory ALU ............. 18
   2.9 ALU bit slices—the theory ALUBIT .................... 20

3 The goal ....................................................... 27

4 The proof ...................................................... 28
   4.1 The first stage ........................................... 29
   4.2 Stage 2: bitwise operations ............................. 35
   4.3 Stage 2: arithmetic operations .......................... 42
   4.4 Stage 2: shift left operations .......................... 48
   4.5 The final theorem ....................................... 54

5 Benchmark .................................................... 57

6 Conclusion .................................................... 59

A Notes on proof management and document production .......... 61

B ALU models in NODEN ......................................... 63
   B.1 ALU specification in NODEN_HDL ....................... 63
   B.2 ALU implementation ..................................... 66

C ALU specification in the VIPER project ....................... 72
List of Figures

1 A 32-bit ALU ......................................................... 5
2 A 4-bit ALU .......................................................... 6
3 A 16-bit ALU constructed from four 4-bit slices ............... 7
4 A 32-bit ALU constructed from two 16-bit ALUs ............... 8
5 Theory hierarchy of the ALU definitions ...................... 14
6 Theory hierarchy of the whole verification .................. 30
7 Processing the proof script master file ....................... 62

List of Tables

1 ALU operations ....................................................... 9
2 Pre-defined constants in the word library ................... 13
3 Timing results ........................................................ 58

Acknowledgement

The research described in this report was supported by a grant No. CTA T7 from the Defence Research Agency (Malvern) (formly RSRB). This report first appeared as the final report of the above contract.

The author would like to thank Dr. C. Pygott of DRA(Malvern) who provided the opportunity for me to carry out the research, and gave valuable comments to the work throughout the whole period. I would also like to thank Dr. M. J. C. Gordon who carefully guided me through the whole project and commented on a draft of this report. Dr. P. Curzon also commented on a draft of the report. Furthermore, I would like to thank everyone in the Hardware Verification Group who had helped me during the project.
Abstract

This research report describes the formal verification of an arithmetic logic unit of the VIPER microprocessor. VIPER is one of the first processors designed using formal methods. A formal model in HOL has been created which models the ALU at two levels: on the higher level, the ALU is specified as a function taking two 32-bit operands and returning a result; on the lower level, the ALU is implemented by a number of 4-bit slices which should take the same operands and return the same result. The ALU is capable of performing thirteen different operations. A formal proof of functional equivalence of these two levels has been completed successfully. The complete HOL text of the ALU formal model and details of the proof procedures are included in this report. It has demonstrated that the HOL system is powerful and efficient enough to perform formal verification of realistic hardware design.
1 Introduction

This report describes the verification of the Arithmetic Logic Unit (ALU) of the VIPER microprocessor. VIPER is one of the first microprocessors which has been designed using formal methods. The functional behaviour of VIPER was specified in three separate levels with increasing details: the high-level specification, the host machine level and the electronic block level [4] [3]. Formal verification using the HOL theorem prover was carried out by Cohn who showed the equivalence between the high-level and the host machine level, and between the high-level and the electronic block level [1] [2]. Throughout this verification the ALU was treated as a black box whose functional behaviour was specified as a function in the HOL logic. However, the ALU was implemented by a number of bit slices in the design. Since the correctness of the ALU function is crucial to the correct functioning of VIPER, it is very interesting to see whether the bit slice implementation of the ALU is functionally correct. A manual proof of this correctness has been carried out by Pygott in NODEN_HDL. He concluded in [6] that although it was not a complete formal proof, it shown convincingly that the NODEN_HDL ALU specification and implementation are functionally equivalent. Nevertheless, it is still worthwhile to perform a formal proof to confirm the functional equivalence between the specification and the implementation. This will be of benefit to anyone who wishes to use the microprocessor in any critical applications as one will have more confidence in the correct functioning of the device.

This report describes the formal proof of the ALU in the HOL theorem prover. The functional equivalence between the two levels of the ALU model is confirmed. This report contains sufficient details for the designers to follow the proof and for any independent experts to check its validity.

The report begins by describing the ALU informally, and this is followed by a description of the ALU formal model. The strategy of the proof is then outlined, and some typical operations are described in detail. A conclusion is drawn based on the proof. Some notes on the notations used in the report, listings of original NODEN_HDL description can be found in the appendices.

2 The ALU models

The ALU has been defined in two levels: the specification and the implementation. They were written in the hardware specification language NODEN_HDL. This section begins with an informal description of the ALU, a discussion on how to represent this model in HOL follows, and then the formal description of the ALU is presented.
2.1 An informal description

At the specification level, the ALU is viewed as a black box which is capable of performing thirteen different operations. It is specified as a function which takes as its inputs two 32-bit words, namely \( rbar \) and \( treg \), as the operands, two boolean flags \( cin \) and \( bflag \), and a value \( alucon \) specifying the required operation. It delivers a 32-bit word \( aoutbar \) as the result of the operation and a 9-bit word \( conditions \) indicating various status values. This view of the ALU is shown in Figure 1.

At the implementation level, the ALU is constructed from eight 4-bit slices. Each of these slices is capable of performing the same set of operations as the specification but on smaller operands, namely 4-bit words. Each of these 4-bit slices is treated as a black-box in this verification. A block diagram of the slice is shown in Figure 2. It takes two 4-bit words as its operands, namely \( rabr \) and \( treg \), two boolean flag inputs \( cin \) and \( srbar \), and a value \( alucon \) indicating the required operation. It outputs the main result of operation as a 4-bit word \( aoutbar \), a carry \( pg \) and six boolean flags \( (aout4, r4, r3, r1, rm31, zero) \) indicating various status values.

Following conventional design found in many ALUs, these eight slices are organized into a two tier structure: the lower tier consists of groups of four slices, each group forming a 16-bit unit; the upper tier consists of two 16-bit units.

A schematic block diagram showing the interconnection of the 4-bit slices within a 16-bit unit can be found in Figure 3. On the input side of a 16-bit unit, there are two 16-bit words \( rbar \) and \( treg \) as its operands, two boolean flags \( srbar \) and \( cin \). Then, there are four inputs indicating the required operation of each of the slices \( (alucon0 \) through \( alucon3) \). In theory, each of the slices may perform a different operation at the same time if the values to the inputs \( alucon_i \) are different. In fact, such situations should never happen. As can be seen in
the formal description, the same value is always passed to these four inputs at the same time. The block labelled ‘LOOK AHEAD’ in the figure implements the carry lookahead circuitry. It combines the carry output \( pg \) from each slice and the carry input \( cinbar \) into this unit and distributes the appropriate carry input back to each slice. This appears to involve a feedback loop. When translating literally into HOL, it requires mutually dependent local variables in function definitions. This is not supported in the HOL system. This problem is solved by breaking down the ‘LOOK AHEAD’ block into four smaller blocks, one for each slice. Each smaller block then takes input only from its least significant slice(s), so the mutual dependence is eliminated.

A schematic block diagram showing the 32-bit ALU implementation constructed from two 16-bit units can be found in Figure 4. This implementation has exactly the same inputs and outputs as the specification. The block labelled ‘INVCIN.SRS’ provides the \( srb \) inputs to the 16-bit units. Like the carry lookahead block in the 16-bit unit, this also appears to involve a feedback loop. In fact, this loop is even tighter than the one in the 16-bit unit. From the diagram, it can be seen the output \( rt31 \) of the more significant 16-bit unit ‘16-bit ALU 1’ is combined in the ‘INVCIN.SRS’ block with the input \( cin \) and \( bflag \), and the output of this block is routed back to the same unit as the \( srb \) input. This input is only used by the most significant slice, but the output \( rt31 \) is also generated from the same slice. Therefore, the loop is actually around the most significant 4-bit slice. However, when examining the original definition further, it is discovered that \( rt31 \) is only the most significant bit of the first operand \( rbar \). Based on this
Figure 3: A 16-bit ALU constructed from four 4-bit slices
Figure 4: A 32-bit ALU constructed from two 16-bit ALUs
ALU Verification

<table>
<thead>
<tr>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>alu_and</td>
<td>bitwise AND ( r ) and ( m )</td>
</tr>
<tr>
<td>alu_rmb</td>
<td>bitwise AND ( r ) and NOT ( m )</td>
</tr>
<tr>
<td>alu_xor</td>
<td>bitwise XOR ( r ) and ( m )</td>
</tr>
<tr>
<td>alu_nor</td>
<td>bitwise NOR ( r ) and ( m )</td>
</tr>
<tr>
<td>alu_com</td>
<td>complement ( m ) (bitwise NOT)</td>
</tr>
<tr>
<td>alu_m</td>
<td>always return ( m )</td>
</tr>
<tr>
<td>alu_r</td>
<td>always return ( r )</td>
</tr>
<tr>
<td>alu_0</td>
<td>always return 0 (zero)</td>
</tr>
<tr>
<td>alu_sr</td>
<td>shift ( r ) to the right</td>
</tr>
<tr>
<td>alu_sl</td>
<td>shift ( r ) to the left</td>
</tr>
<tr>
<td>alu_add</td>
<td>( r + m + c_{in} )</td>
</tr>
<tr>
<td>alu_sub</td>
<td>subtract ( m ) from ( r )</td>
</tr>
<tr>
<td>alu_inc</td>
<td>increment ( r )</td>
</tr>
</tbody>
</table>

Table 1: ALU operations

observation, the loop can be eliminated by connecting the most significant bit of the first operand directly to the ‘INVCIN_SRS’ block.

The ALU is capable of performing the thirteen different operations which are listed in Table 1. The left column lists the mnemonic names of the operations and the right column describes the operations. The variables \( r \) and \( m \) are the first and second operand, respectively, and \( c_{in} \) is the carry input. The operations can be divided into two groups: bitwise and arithmetic operations. The latter groups contains the addition, subtraction, increment and shift-left operations. These are more complicated than the bitwise ones. The subtraction is actually specified as adding the negated second operand to the first, and the increment operation is specified as adding the carry input bit to the operand.

2.2 Creating the formal model

After the informal description of the ALU in Section 2.1, a discussion of how to formally represent the ALU in HOL will help the reader to understand the formal model and the proof described in subsequent sections.

The most important problem in creating the formal model is to preserve the meaning of the original design or description in whatever language it has been written. If it has been written in a formal language which has a well-defined and well-understood semantics, the problem can be solved relatively easily. If the verification is to be carried out in the same language as the original description there may even not be a problem. In practice, this will be very rare since almost all engineering requirements and designs will first be described in natural language.
These will then be translated or re-written in more formal language(s) such as programming languages and hardware description languages. How accurate the translation is largely depends on how precise the source description is and how well understood.

In the current project, the description of ALU model provided by Defence Research Agency (Malvern) was written in the hardware description language NODEN_HDL. This is a well-defined language with very little ambiguity. Since the verification is to be carried out in a mechanical theorem prover, the HOL system, which does not support NODEN_HDL, the translation is necessary.

Although NODEN_HDL is a hardware description language whereas HOL implements simple typed lambda calculus, many features are very similar, that is there are one-one correspondences between some similar features in these two languages. Both languages are well typed: all variables must possess a type. Similar basic built-in types exist in both languages, such as booleans, natural numbers and tuples. Both languages allow user-defined functions and local variables in these functions. Taking advantage of this similarity, the basic principle in translating the ALU description from NODEN_HDL into HOL is to keep the new description as close to the original as possible using corresponding features in the two languages. In addition, the same names are chosen for all functions and variables with only a few exceptions. For example, the function ALU that is the ALU specification in NODEN_HDL is translated into HOL as a function of the same name which has the same number of inputs and outputs in the same order. It is believed that this principle and naming convention will help to ensure that the translation is faithful to the original model. Any discrepancies between the two descriptions will be pointed out clearly and reasons given when the formal model is presented in Section 2.4.

2.3 Representation of words

Words or bit vectors are one of the fundamental data objects one has to deal with in hardware design, specification and verification. They are ubiquitous. Words in NODEN_HDL are represented by the type wordn where n is the size, for example, 8-bit words are of type word8. These types are represented as boolean vectors of the appropriate length. Every vector has a fixed length at compile time. There are built-in vector operations which can be applied to vectors of any length. For example, the bits can be accessed using the indexing operation. Two words of size m and n can be concatenated to form a new word of size (m + n) using the vector concatenation operator CONC.

When the original VIPER verification project was carried out, there was no high level support for modelling words in the HOL system, and there was not even proper support for defining recursive types. In the original VIPER verification, words were modelled by simply introducing into the HOL logic a new type named
:wordn for each required word size n together with a number of new constants which stand for the basic operators of the new type. Axioms describing the basic properties of words had to be added to the system to allow reasoning about word operations. This was not very satisfactory and against the common practice of using only definitional extension to the logic which has since been established in the HOL user community.

One possible approach is to define a type :wordn for every required size of words and a number of operators of each of the newly defined types. However, unlike NODEN_HDL, list operators may not be used on these words even if their underlying representation is list. Considering word concatenation as an example, an operator is required for every combination of m and n. This is not quite satisfactory either.

As part of the work carried out, a new HOL library word has been developed which takes a more pragmatic approach and provides a generic and flexible infrastructure for modelling bit vectors. This is used in the verification of the ALU. The major features in this library are:

- a polymorphic type :(*):word to represent all words;
- using restricted quantifiers to simulate dependent types for different word sizes;
- a number of generic word operators;
- many theorems about the basic properties of bit vectors.

The polymorphic type :(*):word allows the user to create instances which are better suited to particular applications. In this project, boolean words, i.e., words of type :(*):bool:word are used exclusively. This also allows words of different sizes to have the same basic properties and to share the same operators. For example, WNOT is the bitwise negation operator which can be applied to a word of any size.

Restricted universal quantifier is defined by the following equation:

\[ \vdash (\forall x :: P. Q x) = (\forall x. P x \supset Q x) \]

where the double colon (::) indicates that the universal quantified variable x is restricted by the predicate P. This has the same meaning (by definition) as the implication on the right hand side. The syntax of restricted quantifiers closely resembles the syntax of types.

The predicate PWORDLEN n is defined in the library to discriminate words of different sizes. This predicate evaluates to T when applied to a word w if and only if w is of size n. Using restricted quantifiers with this predicate, one can express the statement 'for all words w of size n,...' as

\[ \forall w :: PWORDLEN n. \ldots \]
Most of the theorems in the library are restricted quantifications like this.

The user can also define predicates for specific word size in terms of the pre-defined function PWORDLEN, such as defining word32 by the equation

\[ \text{word32} = \text{PWORDLEN} 32 \]

Then, one can write expressions like \( \forall w \cdot \text{word32} \cdot \ldots \). Other useful constants defined in the library are listed in Table 2. For convenience and readability, all these constants in the 'Basic word operations' group may be used in the definition of the ALU model, but in the proof, these will be converted into a smaller canonical set of basic operations. This set includes only the following: WCAT, SEG and BIT.

### 2.4 A formal ALU model in HOL

This section describes a formal model of the ALU in HOL. This is based on the original NODEN_HDL description. The translation from NODEN_HDL to HOL follows the principle described in Section 2.2 and uses the word library. This model consists of two levels: the specification and the implementation. After comparing the HOL description with the original NODEN_HDL description, it is believed that they are faithful to each other.

The HOL description of the ALU model is organized into a hierarchy of five theories. Figure 5 shows the ancestry of these theories. Details of the theories will be described in the following sections\(^1\); meanwhile, a brief outline of the theories is given here:

- **LOGIC** — definitions of several logical connectives;
- **WORD_WIDTHS** — definitions of predicates for required word sizes;
- **COMMON** — definitions of type and functions common to both levels;
- **ALU** — the ALU specification model;
- **ALUBIT** the ALU implementation model.

### 2.5 Logical connectives—the theory LOGIC

This file contains definitions of a number of basic logical connectives. They are either synonyms of HOL built-in constants or simple combinations of them. (This was taken from the original VIPER verification. They were defined to improve readability.)

There are several theorems in this theory which assert the facts that these connectives are equivalent to the built-in constants.

---

\(^1\)Text in these sections are generated from the master file using the utility program mweave. Appendix A will explain this process briefly.
<table>
<thead>
<tr>
<th>NAME</th>
<th>TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWORDLEN</td>
<td>:num -&gt; (*word -&gt; bool</td>
<td>word size discriminator</td>
</tr>
<tr>
<td>WORDLEN</td>
<td>:num -&gt; (*word -&gt; num</td>
<td>word size</td>
</tr>
<tr>
<td>SEG</td>
<td>:num -&gt; num -&gt; (*word -&gt;</td>
<td>word segment</td>
</tr>
<tr>
<td>BIT</td>
<td>:num -&gt; (*word -&gt; *</td>
<td>a single bit</td>
</tr>
<tr>
<td>MSB</td>
<td>:(*word -&gt; *</td>
<td>most significant bit</td>
</tr>
<tr>
<td>LSB</td>
<td>:(*word -&gt; *</td>
<td>least significant bit</td>
</tr>
<tr>
<td>WCAT</td>
<td>:(*word # (*word -&gt; (*word</td>
<td>word concatenation</td>
</tr>
<tr>
<td>WSPLIT</td>
<td>:num -&gt; (*word -&gt; (((*word # (*word)</td>
<td>splitting a word into two parts</td>
</tr>
</tbody>
</table>

**Bitwise operations**

<table>
<thead>
<tr>
<th>NAME</th>
<th>TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>PBITOP</td>
<td>:((*word -&gt; (**word) -&gt; bool</td>
<td>predicate for bitwise unary operators</td>
</tr>
<tr>
<td>PBITBOP</td>
<td>:((*word -&gt; (**word -&gt; (**word) -&gt; bool</td>
<td>predicate for bitwise binary operators</td>
</tr>
<tr>
<td>SHR</td>
<td>:* -&gt; (*word -&gt; (**word # *)</td>
<td>shift right</td>
</tr>
<tr>
<td>SHL</td>
<td>:(<em>word -&gt; * -&gt; (</em> # (*word)</td>
<td>shift left</td>
</tr>
<tr>
<td>WNOT</td>
<td>:bool</td>
<td>word -&gt; (bool)word</td>
</tr>
<tr>
<td>WAND</td>
<td>:bool</td>
<td>word -&gt; (bool)word -&gt; (bool)word</td>
</tr>
<tr>
<td>WOR</td>
<td>:bool</td>
<td>word -&gt; (bool)word -&gt; (bool)word</td>
</tr>
<tr>
<td>WXOR</td>
<td>:bool</td>
<td>word -&gt; (bool)word -&gt; (bool)word</td>
</tr>
</tbody>
</table>

**Word–natural number conversion**

<table>
<thead>
<tr>
<th>NAME</th>
<th>TYPE</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>BV</td>
<td>:bool -&gt; num</td>
<td>convert a bit to a number</td>
</tr>
<tr>
<td>VB</td>
<td>:num -&gt; bool</td>
<td>convert a number to a bit</td>
</tr>
<tr>
<td>BNVAL</td>
<td>:bool</td>
<td>word -&gt; num</td>
</tr>
<tr>
<td>NBWORD</td>
<td>:num -&gt; num -&gt; (bool)word</td>
<td>convert a number to a word</td>
</tr>
</tbody>
</table>
2.5.1 XOR — exclusive OR
HOL Definition (XOR_DEF)
\[ \forall b_1 b_2. b_1 \text{ XOR } b_2 = b_1 \land \neg b_2 \lor b_2 \land \neg b_1 \]

2.5.2 NOT
HOL Definition (NOT_DEF)
\[ \forall b. \text{ NOT } b = \neg b \]

2.5.3 OR
HOL Definition (OR_DEF)
\[ \forall b_1 b_2. b_1 \text{ OR } b_2 = b_1 \lor b_2 \]

2.5.4 XNOR — exclusive NOR
HOL Definition (XNOR_DEF)
\[ \forall b_1 b_2. b_1 \text{ XNOR } b_2 = (b_1 = b_2) \]

2.5.5 AND
HOL Definition (AND_DEF)
\[ \forall b_1 b_2. b_1 \text{ AND } b_2 = b_1 \land b_2 \]

2.5.6 Theorems We can now prove some simple theorems to equate the new connectives to HOL built-in constants so they can be used in the proof to rewrite these new constants.
HOL Theorem (NOT_THM1) \[ \text{ NOT } = \neg \]
HOL Theorem (OR_THM1) \[ \text{ OR } = \lor \]
HOL Theorem (AND_THM1) \[ \text{ AND } = \land \]
HOL Theorem (XNOR_THM1) \[ \text{ XNOR } = \equiv \]
HOL Theorem (XOR_THM1) \[ b_1 \text{ XOR } b_2 = \neg (b_1 = b_2) \]
2.6 Declare required word sizes—the theory \texttt{WORD\_WIDTHS}

In this theory, several predicates are defined for discriminating words of different sizes.

2.6.1 Function for declaring word size  
The ML function \texttt{declare\_word\_sizes} is defined which takes a list of numbers and defines a HOL constant for each of the elements in the list. The names of the constants are \texttt{wordn}. It represents a predicate which will be \( \top \) if its boolean word argument is of size \( n \). The new constants are defined in terms of \texttt{PWORDLEN} in the \texttt{word} library. The definition is stored under the name \texttt{wordn\_def}.

2.6.2 Declare required word sizes  
For the ALU proof, predicates of the following word sizes are needed: \([4; 16; 32]\). The ML function defined above is called, and the resulting definitions are listed below:

\[
\begin{align*}
\textbf{HOL Definition (word4\_def)} \\
& \vdash \texttt{word4} = \texttt{PWORDLEN} 4 \\
\textbf{HOL Definition (word16\_def)} \\
& \vdash \texttt{word16} = \texttt{PWORDLEN} 16 \\
\textbf{HOL Definition (word32\_def)} \\
& \vdash \texttt{word32} = \texttt{PWORDLEN} 32
\end{align*}
\]

2.7 Common definitions—the theory \texttt{COMMON}

This theory contains a number of definitions which are common to both the specification and the implementation of the ALU.

2.7.1 The type \texttt{:alu\_op}  
The enumeration type \texttt{";alu\_op"} represents the possible ALU operations. There are 13 operations defined. The names and their semantics are listed in the table below where \( r \) and \( m \) are the operands, \( c_{in} \) is the carry input and \( b \) is a status flag.

\[
\begin{array}{|l|l|}
\hline
\textbf{alu\_and} & \text{bitwise AND } r \text{ and } m \\
\textbf{alu\_rmb} & \text{bitwise AND } r \text{ and NOT } m \\
\textbf{alu\_0} & \text{always return 0 (zero)} \\
\textbf{alu\_m} & \text{always return } m \\
\textbf{alu\_com} & \text{complement } m \text{ (bitwise NOT)} \\
\textbf{alu\_r} & \text{always return } r \\
\textbf{alu\_sr} & \text{shift } r \text{ to the right} \\
\textbf{alu\_xor} & \text{bitwise XOR } r \text{ and } m \\
\textbf{alu\_nor} & \text{bitwise NOR } r \text{ and } m \\
\textbf{alu\_sl} & \text{shift } r \text{ to the left} \\
\textbf{alu\_add} & r + m + c_{in} \\
\textbf{alu\_sub} & r + (\text{NOT } m) + c_{in} \\
\textbf{alu\_inc} & r + c_{in} \\
\hline
\end{array}
\]
The ML function `define_type` in the type definition package is used to define the type `"alu_op"`. The type specification passed to this function is

```
'alu_op = alu_and | alu_rmb | alu_0 | alu_m | alu_com |
        alu_r | alu_sr | alu_xor | alu_nor | alu_sl |
        alu_add | alu_sub | alu_inc'
```

### 2.7.2 IS_BITOP.DEF
The predicate `IS_BITOP` is defined to discriminate the ALU operations. For any operation `aluop`, it is a bitwise operation if it satisfies this predicate, i.e., `IS_BITOP aluop = T`.

**HOL Definition (IS_BITOP.DEF)**

\[ \vdash (IS_BITOP alu.and = T) \land (IS_BITOP alu.rmb = T) \land (IS_BITOP alu.0 = T) \land (IS_BITOP alu.m = T) \land (IS_BITOP alu.com = T) \land (IS_BITOP alu.r = T) \land (IS_BITOP alu.sr = T) \land (IS_BITOP alu.xor = T) \land (IS_BITOP alu.nor = T) \land (IS_BITOP alu.sl = F) \land (IS_BITOP alu.add = F) \land (IS_BITOP alu.sub = F) \land (IS_BITOP alu.inc = F) \]

### 2.7.3 GET_RM31.DEF
This function is used in the definition of the ALU. The argument `t31` is the most significant bit of the second operand, i.e., the sign bit if it is interpreted as a 2's complement integer. Depending on the operation `alucon`, it returns `t31` or negated `t31` or `F`.

**HOL Definition (GET_RM31.DEF)**

\[ \vdash \forall t31 alucon. GET_RM31 t31 alucon = \]
\[ ((alucon = alu.sub) \Rightarrow \text{NOT} t31 |) \]
\[ ((alucon = alu.add) \Rightarrow t31 | F)) \]

### 2.7.4 Projection operator
This section defines a number of projection operators for extracting bits and fields from the values delivered by the two ALU functions. The ALU delivers a pair: the first field `AOUT` is the result of the computation which is a 32-bit word, and the second field `COUT` is a 9-bit word indicating various conditions. Two functions `GET_AOUT` and `GET_COUT` return these two fields, respectively.

**HOL Definition (GET_AOUT.DEF)**

\[ \vdash \forall aout cout. GET_AOUT (aout, cout) = aout \]

**HOL Definition (GET_COUT.DEF)**

\[ \vdash \forall aout cout. GET_COUT (aout, cout) = cout \]
For the condition word returned by GET_COUT, each bit can be accessed using a function whose name is the name of the required bit prefixed by COND_. The definitions of these functions are listed below while the meanings of the condition bits will be described in Section 2.8.5.

**HOL Definition (COND_AOUT31_DEF)**

\[ \forall \text{cond. } \text{COND.AOUT31} \text{ cond } \equiv \text{BIT 8 cond} \]

**HOL Definition (COND_R0_DEF)**

\[ \forall \text{cond. } \text{COND.R0} \text{ cond } \equiv \text{BIT 7 cond} \]

**HOL Definition (COND_R30_DEF)**

\[ \forall \text{cond. } \text{COND.R30} \text{ cond } \equiv \text{BIT 6 cond} \]

**HOL Definition (COND_R31_DEF)**

\[ \forall \text{cond. } \text{COND.R31} \text{ cond } \equiv \text{BIT 5 cond} \]

**HOL Definition (COND_RM31_DEF)**

\[ \forall \text{cond. } \text{COND.RM31} \text{ cond } \equiv \text{BIT 4 cond} \]

**HOL Definition (COND_COUTBAR_DEF)**

\[ \forall \text{cond. } \text{COND.COUTBAR} \text{ cond } \equiv \text{BIT 3 cond} \]

**HOL Definition (COND_NZTOP12_DEF)**

\[ \forall \text{cond. } \text{COND.NZTOP12} \text{ cond } \equiv \text{BIT 2 cond} \]

**HOL Definition (COND_ZMID4_DEF)**

\[ \forall \text{cond. } \text{COND.ZMID4} \text{ cond } \equiv \text{BIT 1 cond} \]

**HOL Definition (COND_NZBOT16_DEF)**

\[ \forall \text{cond. } \text{COND.NZBOT16} \text{ cond } \equiv \text{BIT 0 cond} \]
2.8 Specification of the ALU—the theory ALU

2.8.1 ADD32.DEF The function ADD32 performs the 32-bit word addition operation. It is specified in terms of the natural number addition ‘+’. The operands are converted to natural numbers first. If the carry input cin is set, a 1 is added to the sum. The result is then converted back to a 33-bit word to accommodate the possible carry.

HOL Definition (ADD32.DEF)

\[ \vdash \forall t :: \text{word32}. \forall cin. \]
\[ \text{ADD32} \ t \ t \ cin = \]
\[ (cin \Rightarrow \text{NBWORD} \ 33 (\text{BNVAL} \ r + \text{BNVAL} \ t + 1)) \]
\[ \text{NBWORD} \ 33 (\text{BNVAL} \ r + \text{BNVAL} \ t) \]

2.8.2 ADD32BIT.DEF This is the top level 32-bit word addition function. It takes two 32-bit words and a carry input, and returns a pair consisting of to a 32-bit sum and a carry output as the result.

HOL Definition (ADD32BIT.DEF)

\[ \vdash \forall t :: \text{word32}. \forall cin. \]
\[ \text{ADD32BIT} \ r \ t \ cin = \]
\[ \text{let sum} \ 33 = \text{ADD32} \ r \ t \ cin \ \text{in} \]
\[ \text{let aout} = \text{SEG} \ 320 \ sum \ 33 \ \text{in} \]
\[ \text{let carry} = \text{MSB} \ sum \ 33 \ \text{in} \]
\[ (aout, \text{carry}) \]

2.8.3 FIND_SR.DEF This function works like a two-input multiplexer. It is called by BITOP to work out the value to be padded to the MSB of the result of a shift right operation. \( r_{31} \) is the MSB of the operand. If cin is set, FIND_SR returns \( r_{31} \), the shift right operation implements an arithmetic shift, ie., the sign bit is copied.

HOL Definition (FIND_SR.DEF)

\[ \vdash \forall cin \ bflag \ r_{31}. \]
\[ \text{FIND_SR}(\text{cin}, \text{bflag}, \text{r}_{31}) = (\text{cin} \Rightarrow \text{r}_{31} \mid \text{bflag}) \]

2.8.4 BITOP.DEF This is the function specifying the actual operation performed by the ALU. The first two arguments are the operands. The next three, \( bflag, r_{31} \) and \( cin \) are boolean flags, they are used only in arithmetic and shift operations. The last argument \( op \) indicates what operation is to be performed. It returns a pair whose first field is the operation result and whose second field is the carry bit if the operation is arithmetic. Otherwise, it should be \( don't \ care \), i.e. the value \( ?\text{bool} \) in NODEN-HDL. However, there is no such value in the built-in boolean type "::\text{bool}" in HOL, so the value \( \text{F} \) is returned instead. This changes the meaning of the specification, but it is compensated for in the final goal (see Section 3).
HOL Definition (BITOP_DEF)

\( \forall r t :: \text{word32.} \forall \text{flag} \ r31 \ \text{cin.} \ \text{op.} \)
\( \text{BITOP} r \ t \ \text{bflag} \ r31 \ \text{cin} \ \text{op} = \)
let \( \text{cout} \_x = \text{F} \ \text{in} \)
let \( \text{tbar} = \text{WNOT} \ t \ \text{in} \)
let \( \text{rbar} = \text{WNOT} \ r \ \text{in} \)
let \( \text{sr} = \text{FIND.} \_\text{SR} (\text{cin}, \ \text{bflag}, r31) \ \text{in} \)
let \( \text{r} \_\text{xor} \_t = \text{r} \ \text{WXOR} \ t \ \text{in} \)
let \( \text{shift} \_\text{right} = \text{FST} (\text{SHRF} \ \text{sr} \ r) \ \text{in} \)

\((\text{op} = \text{alu.} \_\text{and}) \Rightarrow r \ \text{WAND} \ t, \ \text{cout} \_x \ |
(\text{op} = \text{alu.} \_\text{rmn}) \Rightarrow r \ \text{WAND} \ \text{tbar}, \ \text{cout} \_x \ |
(\text{op} = \text{alu.} \_0) \Rightarrow \text{NBWORD} \ 320, \ \text{cout} \_x \ |
(\text{op} = \text{alu.} \_m) \Rightarrow t, \ \text{cout} \_x \ |
(\text{op} = \text{alu.} \_\text{com}) \Rightarrow \text{tbar}, \ \text{cout} \_x \ |
(\text{op} = \text{alu.} \_r) \Rightarrow r, \ \text{cout} \_x \ |
(\text{op} = \text{alu.} \_\text{sr}) \Rightarrow \text{shift} \_\text{right}, \ \text{cout} \_x \ |
(\text{op} = \text{alu.} \_\text{xor}) \Rightarrow r \_\text{xor} \_t, \ \text{cout} \_x \ |
(\text{op} = \text{alu.} \_\text{nor}) \Rightarrow \text{WNOT} (r \ \text{WOR} \ t), \ \text{cout} \_x \ |
(\text{op} = \text{alu.} \_\text{sl}) \Rightarrow \text{ADD32BIT} \ r \ r \ \text{cin} \ |
(\text{op} = \text{alu.} \_\text{add}) \Rightarrow \text{ADD32BIT} \ r \ t \ \text{cin} \ |
(\text{op} = \text{alu.} \_\text{sub}) \Rightarrow \text{ADD32BIT} \ r \ \text{tbar} \ \text{cin} \ |
(\text{op} = \text{alu.} \_\text{inc}) \Rightarrow \text{ADD32BIT} \ r (\text{NBWORD} \ 320) \ \text{cin} \ | \ \text{ARB}))))))))))

2.8.5 ALU_DEF This function is the specification of the 32-bit ALU. It takes five inputs:
\( \text{rbar} \) is the first operand which has been complemented, \( \text{treg} \) is the second operand, \( \text{cin} \) is the carry input, \( \text{bflag} \) is the status flag, and \( \text{alucon} \) specifies the required operation. The output is a pair whose first field is the operation result and whose second field is a 9-bit word indicating various conditions. The names of these bits and their meanings are described in the table below:

| \( \text{aout31} \) | MSB of the result |
| \( \text{r0} \) | LSM of the first operand |
| \( \text{r30} \) | 30th of the first operand |
| \( \text{r31} \) | MSB of the first operand |
| \( \text{rm31} \) | MSB of the second operand if addition negated MSB of the second operand if subtraction otherwise, this is F |
| \( \text{coutbar} \) | negated carry output |
| \( \text{nztotp12} \) | T if any of the most significant 12 bits are non-zero |
| \( \text{zmid4} \) | T if the middle 4 bits are all zero |
| \( \text{nzb0t16} \) | T if any of the least significant 16 bits are non-zero |

HOL Definition (ALU_DEF)

\( \forall \text{rbar} \ \text{treg} :: \text{word32.} \forall \text{cin} \ \text{bflag} \ \text{alucon.} \)
ALU \( rbar \) \( \text{treg} \) \( \text{cin} \) \( bflag \) \( alucon \) =

\[
\begin{align*}
\text{let } r & = \text{WNOT } rbar \text{ in} \\
\text{let } r_{31} & = \text{MSB } \text{treg} \text{ in} \\
\text{let } r_{m31} & = \text{GET } \text{RM31 } t_{31} \text{ alucon} \text{ in} \\
\text{let } r_{0} & = \text{LSB } r \text{ in} \\
\text{let } r_{30} & = \text{BIT } 30 \ r \text{ in} \\
\text{let } r_{31} & = \text{MSB } r \text{ in} \\
\text{let } a.c & = \text{BITOP } r \text{treg } bflag \ r_{31} \ \text{cin} \ \text{alucon} \text{ in} \\
\text{let } aout & = \text{GET } \text{AOUT } a.c \ \text{in} \\
\text{let } coutbar & = \text{WNOT } aout \ \text{in} \\
\text{let } coutbar & = \text{NOT } (\text{GET } \text{COUT } a.c) \ \text{in} \\
\text{let } aout_{31} & = \text{MSB } aout \ \text{in} \\
\text{let } \text{nzbot}_{16} & = \text{NOT } (\text{BNVAL } (\text{SEG } 160 \ aout) = 0) \ \text{in} \\
\text{let } \text{zmid}_{4} & = (\text{BNVAL } (\text{SEG } 416 \ aout) = 0) \ \text{in} \\
\text{let } \text{nztop}_{12} & = \text{NOT } (\text{BNVAL } (\text{SEG } 1220 \ aout) = 0) \ \text{in} \\
\text{let } \text{conditions} & = \text{WORD } [aout_{31}; r_{0}; r_{30}; r_{31}; r_{m31}; coutbar; nztop_{12}; zmid_{4}; nzbot_{16}] \ \text{in} \\
& \quad (\text{aoutbar, conditions})
\end{align*}
\]

2.9 ALU bit slices—the theory ALUBIT

This theory defines the ALU implementation constructed from 4-bit slices.

2.9.1 SRSELECT_DEF This is just a multiplexer function with inverting output.

HOL Definition (SRSELECT_DEF)

\[
\vdash \forall \text{cin } bflag r_{31}.
SRSELECT \ \text{cin } bflag r_{31} = (\text{cin} \Rightarrow \text{NOT } r_{31} \ | \ \text{NOT } bflag)
\]

2.9.2 INVCIN_SRS_DEF As mentioned in Section 2.1, the block labelled ‘INVCIN_SRS’ represented by the function of the same name in NODEN_HDL has been broken down, so we do not need to translate this into HOL.

2.9.3 ZERO_LS16_DEF The arguments to this function are two 4-bit words. They are the zero condition words returned by the 16-bit ALU units. Each bit indicates whether the operation result from a 4-bit slice is equal to zero. A T represents a zero result. The function ZERO_LS16 returns \( T \) if and only if the least significant sixteen bits are not all zero.

HOL Definition (ZERO_LS16_DEF)

\[
\vdash \forall \text{lszeros } mszeros.
\text{ZERO_LS16 } \text{lszeros } mszeros = \text{NOT } (\text{lszeros} = \text{WORD } [T; T; T; T])
\]
2.9.4 ZERO_MID4 The arguments to this function are the same as ZERO_LS16. The function ZERO_MID4 returns \( T \) if and only if the middle four bits, i.e., bit 16 to 19, are all zero.

HOL Definition (ZERO_MID4_DEF)
\[
\vdash \forall \text{zeros} mszeros. \\
\text{ZERO_MID4} lzeros mszeros = \text{BIT} 0 mszeros
\]

2.9.5 ZERO_MS12 The arguments to this function are the same as ZERO_LS16. The function ZERO_MS12 returns \( T \) if and only if the most significant twelve bits are not all zero.

HOL Definition (ZERO_MS12_DEF)
\[
\vdash \forall \text{zeros} mszeros. \\
\text{ZERO_MS12} lzeros mszeros = \\
\text{NOT} (\text{SEG} 31 mszeros = \text{WORD}[T; T; T])
\]

2.9.6 ZERO_GATES_DEF This function combines the previous three functions to produce a triple of values indicating the zero condition of the operation result. It is used in the 32-bit ALU definition.

HOL Definition (ZERO_GATES_DEF)
\[
\vdash \forall \text{zeros} mszeros. \\
\text{ZERO_GATES} lzeros mszeros = \\
\text{ZERO_LS16} lzeros mszeros, \\
\text{ZERO_MID4} lzeros mszeros, \\
\text{ZERO_MS12} lzeros mszeros
\]

2.9.7 Carry lookahead functions The carry look ahead functions LOOKAHEAD_\( n \) compute the carry input for the \( n \)th slice in a 16-bit ALU unit. Each 4-bit slice produces a pair of boolean values indicating the carry generation and propagation status. If the generation bit is set, a carry is generated in this slice. Likewise, if the propagation bit is set, a carry input to this slice should be propagated to the next more significant slice. In the original NODEN_HDL description, this carry status is represented as a 2-bit word. In the HOL description, the type :cla is defined to represent this carry look ahead value to avoid confusion in bit ordering. This type has two fields: the propagation field and the generation field. Both are boolean. The type constructor is CLA. Two projection operators CPRO and CGEN are defined to access these fields, respectively.

HOL Definition (CPRO_DEF)
\[
\vdash \forall \text{p g}. \text{CPRO} (\text{CLA}_{\text{p g}}) = \text{p}
\]

HOL Definition (CGEN_DEF)
\[
\vdash \forall \text{p g}. \text{CGEN} (\text{CLA}_{\text{p g}}) = \text{g}
\]
2.9.8 LOOKAHEAD_0.DEF  This is the carry lookahead function for slice 0. It simply negates the carry input.

HOL Definition (LOOKAHEAD_0.DEF)
\[ \forall c_0 \bar{b} r. \]
\[ \text{LOOKAHEAD}_0 \ c_0 \bar{b} r = \text{NOT} \ c_0 \bar{b} r \]

2.9.9 LOOKAHEAD_1.DEF  This is the carry lookahead function for slice 1. It takes the carry input to the unit and carry lookahead value from slice 0, and computes the carry input for slice 1.

HOL Definition (LOOKAHEAD_1.DEF)
\[ \forall c_0 \bar{b} r p \bar{b} g_0. \]
\[ \text{LOOKAHEAD}_1 \ c_0 \bar{b} r p \bar{b} g_0 = \]
\[ \text{let } p_0 \bar{b} r = \text{CPR} \ p \bar{b} g_0 \text{ and } g_0 = \text{CGEN} \ p \bar{b} g_0 \text{ in} \]
\[ g_0 \text{ OR (NOT } p_0 \bar{b} r \text{ AND NOT } c_0 \bar{b} r \text{)} \]

2.9.10 LOOKAHEAD_2.DEF  This is the carry lookahead function for slice 2. It takes the carry input to the unit and carry lookahead value from slice 0 and 1, and computes the carry input for slice 2.

HOL Definition (LOOKAHEAD_2.DEF)
\[ \forall c_0 \bar{b} r p \bar{b} g_0 p \bar{b} g_1. \]
\[ \text{LOOKAHEAD}_2 \ c_0 \bar{b} r p \bar{b} g_0 p \bar{b} g_1 = \]
\[ \text{let } p_0 \bar{b} r = \text{CPR} \ p \bar{b} g_0 \text{ and } g_0 = \text{CGEN} \ p \bar{b} g_0 \text{ in} \]
\[ (\text{let } p_1 \bar{b} r = \text{CPR} \ p \bar{b} g_1 \text{ and } g_1 = \text{CGEN} \ p \bar{b} g_1 \text{ in} \]
\[ (\text{let } c_1 = g_0 \text{ OR (NOT } p_0 \bar{b} r \text{ AND NOT } c_0 \bar{b} r \text{)} \text{ in} \]
\[ g_1 \text{ OR (NOT } p_1 \bar{b} r \text{ AND } c_1 \text{))})) \]

2.9.11 LOOKAHEAD_3.DEF  This is the carry lookahead function for slice 3. It takes the carry input to the unit and carry lookahead value from slice 0, 1 and 2, and computes the carry input for slice 3.

HOL Definition (LOOKAHEAD_3.DEF)
\[ \forall c_0 \bar{b} r p \bar{b} g_0 p \bar{b} g_1 p \bar{b} g_2. \]
\[ \text{LOOKAHEAD}_3 \ c_0 \bar{b} r p \bar{b} g_0 p \bar{b} g_1 p \bar{b} g_2 = \]
\[ \text{let } p_0 \bar{b} r = \text{CPR} \ p \bar{b} g_0 \text{ and } g_0 = \text{CGEN} \ p \bar{b} g_0 \text{ in} \]
\[ (\text{let } p_1 \bar{b} r = \text{CPR} \ p \bar{b} g_1 \text{ and } g_1 = \text{CGEN} \ p \bar{b} g_1 \text{ in} \]
\[ (\text{let } p_2 \bar{b} r = \text{CPR} \ p \bar{b} g_2 \text{ and } g_2 = \text{CGEN} \ p \bar{b} g_2 \text{ in} \]
\[ (\text{let } c_1 = g_0 \text{ OR (NOT } p_0 \bar{b} r \text{ AND NOT } c_0 \bar{b} r \text{)} \text{ in} \]
\[ (\text{let } c_2 = g_1 \text{ OR (NOT } p_1 \bar{b} r \text{ AND } c_1 \text{)} \text{ in} \]
\[ g_2 \text{ OR (NOT } p_2 \bar{b} r \text{ AND } c_2 \text{))})) \]
2.9.12 **LOOKAHEAD.4.DEF** This is the carry lookahead function for a 61-bit unit. It takes the carry input to the unit and carry lookahead value from all the slices, and computes the carry output of the whole unit.

**HOL Definition (LOOKAHEAD.4.DEF)**

\[ \vdash \forall c_0 bar \ p_b g_0 \ p_b g_1 \ p_b g_2 \ p_b g_3. \]

\[ \text{LOOKAHEAD.4} c_0 bar \ p_b g_0 \ p_b g_1 \ p_b g_2 \ p_b g_3 = \]

\[ \quad \text{let} \ p_0 bar = \text{CPRO} \ p_b g_0 \ \text{and} \ g_0 = \text{CGEN} \ p_b g_0 \ \text{in} \]

\[ \quad \text{(let} \ p_1 bar = \text{CPRO} \ p_b g_1 \ \text{and} \ g_1 = \text{CGEN} \ p_b g_1 \ \text{in} \]

\[ \quad \text{(let} \ p_2 bar = \text{CPRO} \ p_b g_2 \ \text{and} \ g_2 = \text{CGEN} \ p_b g_2 \ \text{in} \]

\[ \quad \text{(let} \ p_3 bar = \text{CPRO} \ p_b g_3 \ \text{and} \ g_3 = \text{CGEN} \ p_b g_3 \ \text{in} \]

\[ \quad \text{(let} \ c_1 = g_0 \ \text{OR} \ (\text{NOT} \ p_0 bar \ \text{AND} \ \text{NOT} \ c_0 bar) \ \text{in} \]

\[ \quad \text{(let} \ c_2 = g_1 \ \text{OR} \ (\text{NOT} \ p_1 bar \ \text{AND} \ c_1) \ \text{in} \]

\[ \quad \text{(let} \ c_3 = g_2 \ \text{OR} \ (\text{NOT} \ p_2 bar \ \text{AND} \ c_2) \ \text{in} \]

\[ \quad \text{NOT} \ (g_3 \ \text{OR} \ (\text{NOT} \ p_3 bar \ \text{AND} \ c_3)))))) \]

2.9.13 **ADDER4.DEF** The function ADDER4 performs the 4-bit word addition operation. It is specified in terms of natural number addition `+`. The operands are converted to natural numbers first. If the carry input `cin` is set, a 1 is added to the sum. The result is then converted back to a 4-bit word. Unlike the specification model (see definition of 2.8.1), this conversion will lose a possible carry bit. However, this does not matter since the carries are computed by the carry lookahead function PG4.

**HOL Definition (ADDER4.DEF)**

\[ \vdash \forall r :: \text{word4}. \forall \text{cin}. \]

\[ \text{ADDER4} r \ m \ \text{cin} = \]

\[ (\text{cin} \Rightarrow \text{SEG} \ 40 \ (\text{NBWORD} \ 5 \ (\text{BNVAL} \ r + \text{BNVAL} \ m + 1))) \ | \]

\[ \text{SEG} \ 40 \ (\text{NBWORD} \ 5 \ (\text{BNVAL} \ r + \text{BNVAL} \ m))) \]

2.9.14 **PG4.DEF** The function PG4 calculates the carry look ahead value for a 4-bit slice.

**HOL Definition (PG4.DEF)**

\[ \vdash \forall r :: \text{word4}. \]

\[ \text{PG4} r \ m = \]

\[ \quad \text{let} \ p = r \ \text{WOR} \ m \ \text{and} \ g = r \ \text{WAND} \ m \ \text{in} \]

\[ \quad \text{(let} \ p_0 = \text{BIT} \ 0 \ p \ \text{and} \ p_1 = \text{BIT} \ 1 \ p \ \text{and} \ p_2 = \text{BIT} \ 2 \ p \ \text{and} \ p_3 = \text{BIT} \ 3 \ p \ \text{in} \]

\[ \quad \text{(let} \ g_0 = \text{BIT} \ 0 \ g \ \text{and} \ g_1 = \text{BIT} \ 1 \ g \ \text{and} \ g_2 = \text{BIT} \ 2 \ g \ \text{and} \ g_3 = \text{BIT} \ 3 \ g \ \text{in} \]

\[ \quad \text{CLA} \ (\text{NOT} \ (p_0 \ \text{AND} \ (p_1 \ \text{AND} \ (p_2 \ \text{AND} \ p_3))) \]

\[ \quad \quad (g_3 \ \text{OR} \ (p_3 \ \text{AND} \ (g_2 \ \text{OR} \ (p_2 \ \text{AND} \ (g_1 \ \text{OR} \ (p_1 \ \text{AND} \ g_0)))))))) \]
2.9.15 ADD4BIT_DEF The function ADD4BIT is the top level addition function for 4-bit words. It returns a pair: the first field is the sum and the second field is the carry.

HOL Definition (ADD4BIT_DEF)

\[ \forall m :: \text{word4. } \forall \text{cin.} \]
\[ \text{ADD4BIT } r \ m \ \text{cin} = \text{ADDER4 } r \ m \ \text{cin}, \text{PG4 } r \ m \]

2.9.16 FOURBITOP This is the function specifying the actual operation performed by the ALU slice. The first two arguments are the operands. The third argument \(srbar\) supplies the bit to be packed onto the most significant bit when a shift-right operation is performed. This should be the least significant bit shifted out of the next more significant slice. The fourth argument \(cin\) is the carry input. The last one, \(op\), specifies what operation is to be performed. It returns a pair: the first field is the main operation result and the second field is the carry output. In cases where the operation is bitwise, the carry output is irrelevant, it was a \(don't\) \(care\) value in NODEN_HDL. Since there is no such value in HOL, the value (CLAFF) is returned. Because this carry output will not be used in bitwise operation, this change should not affect the correctness of the model.

HOL Definition (FOURBITOP_DEF)

\[ \forall m :: \text{word4. } \forall srbar \ \text{cin} \ \text{op.} \]
\[ \text{FOURBITOP } r \ m \ srbar \ \text{cin} \ \text{op} = \]
\[ \text{let } mbar = \text{WNOT } m \text{ and } rbar = \text{WNOT } r \text{ in} \]
\[ \text{(let } r_3 = \text{BIT } 3 \ r \text{ in} \]
\[ \text{(let } \text{shift.right} = \text{FST} (\text{SHRF} (\text{NOT } srbar) \ r) \text{ in} \]
\[ \text{(let } \text{shift.left} = \text{SND} (\text{SHLF} \ r \ \text{cin}) \text{ in} \]
\[ ((op = \text{alu.and}) \Rightarrow r \ \text{WAND } m, \text{CLAFF} | \]
\[ ((op = \text{alu.rmb}) \Rightarrow r \ \text{WAND } mbar, \text{CLAFF} | \]
\[ ((op = \text{alu.0}) \Rightarrow \text{NBWORD } 40, \text{CLAFF} | \]
\[ ((op = \text{alu.m}) \Rightarrow m, \text{CLAFF} | \]
\[ ((op = \text{alu.com}) \Rightarrow mbar, \text{CLAFF} | \]
\[ ((op = \text{alu.r}) \Rightarrow r, \text{CLAFF} | \]
\[ ((op = \text{alu.sr}) \Rightarrow \text{shift.right}, \text{CLAFF} | \]
\[ ((op = \text{alu.xor}) \Rightarrow r \ \text{WXOR } m, \text{CLAFF} | \]
\[ ((op = \text{alu.nor}) \Rightarrow \text{WNOT } (r \ \text{WOR } m), \text{CLAFF} | \]
\[ ((op = \text{alu.sl}) \Rightarrow \text{shift.left}, \text{CLA (NOT } (r = \text{WORD } \{T; T; T; T\}) \ r_3 | \]
\[ ((op = \text{alu.add}) \Rightarrow \text{ADD4BIT } r \ m \ \text{cin} | \]
\[ ((op = \text{alu.sub}) \Rightarrow \text{ADD4BIT } r \ mbar \ \text{cin} | \]
\[ \text{ADD4BIT } r \ (\text{NBWORD } 40 \ \text{cin})))))))))))))))))

2.9.17 ALU_4BIT The funcion ALU_4BIT represents the 4-bit slice. It takes the same arguments as FOURBITOP and returns an 8-tuple. The fields in the return value are listed in the following table:
\begin{table}
\begin{tabular}{|c|c|}
\hline
\textbf{pg4} & :cla & carry lookahead output \\
\hline
\textbf{aout} & :word & the main result (a 4-bit word) \\
\hline
\textbf{zero} & :bool & T if and only if the result equals zero \\
\hline
\textbf{t4} & :bool & MSB of the second operand if addition \\
& & negated MSB of the second operand if subtraction \\
& & otherwise, this is F \\
\hline
\textbf{r0} & :bool & LSM of the first operand \\
\hline
\textbf{r2} & :bool & bit 2 of the first operand \\
\hline
\textbf{r3} & :bool & MSB of the first operand \\
\hline
\textbf{aout31} & :bool & MSB of the result \\
\hline
\end{tabular}
\end{table}

**HOL Definition (ALU\_4BIT\_DEF)**

\[
\vdash \forall r_{4bar} t_{4reg} :: \text{word4}. \forall srbar cin_4 bit alucon.
\]

\[
\text{ALU\_4BIT}\ r_{4bar} t_{4reg} srbar cin_4 bit alucon = \\
\text{let } r = \text{WNOT } r_{4bar} \text{ in} \\
\text{(let aout}_pg = \text{FOURBITOP } r_{4reg} srbar cin_4 bit alucon \text{ in} \\
\text{(let aout} = \text{FST aout}_pg \text{ in} \\
\text{SND aout}_pg, \text{WNOT aout, (aout} = \text{NBWORD 40),} \\
\text{GET\_RM31 (BIT 3 t_{4reg}) alucon, BIT 0r, BIT 2r, BIT 3r, BIT 3 aout))}
\]

### 2.9.18 ALU\_16BIT

The function ALU\_16BIT represents a 16-bit unit. It specifies how to assemble four ALU\_4BIT's to form such a unit. It takes eight arguments: the first two are the 16-bit operands; the third srbar is a bit to be used to pad the most significant bit when doing shift right; the fourth one is the carry input; and the remaining four specify the required operation for each slice. It returns a triple: the first field is the operation result which is a 16-bit word; the second is a 4-bit word indicating the zero status of the results from each slice; and the last is a 6-bit word indicating various conditions. The names and meanings of the condition word are listed in the following table:

<table>
<thead>
<tr>
<th>c4bar</th>
<th>carry output</th>
</tr>
</thead>
<tbody>
<tr>
<td>rm31</td>
<td>the output bit t4 from the most significant slice</td>
</tr>
<tr>
<td>rt9</td>
<td>LSM of the first operand</td>
</tr>
<tr>
<td>rt30</td>
<td>bit 14 of the first operand</td>
</tr>
<tr>
<td>rt31</td>
<td>MSB of the first operand</td>
</tr>
<tr>
<td>aout31</td>
<td>MSB of the result</td>
</tr>
</tbody>
</table>

Here, we have some difficulty in handling feedback from a single block definition. The LOOK\_AHEAD in the original NODEN\_HDL description takes input from the bit slices and drives the slices as well. To overcome this, we unfold the LOOK\_AHEAD block into a separate lookahead circuit for each individual slice. This is why the LOOK\_AHEAD definition is not needed.

**HOL Definition (ALU\_16BIT\_DEF)**

\[
\vdash \forall r_{16bar} t_{16reg} :: \text{word16}. \forall srbar cin_16 bar alucon_0 alucon_1 alucon_2 alucon_3.
\]

\[
\text{ALU\_16BIT}\ r_{16bar} t_{16reg} srbar cin_16 bar alucon_0 alucon_1 alucon_2 alucon_3 = \\
\text{let } rb_{00-03} = \text{SEG 40 } r_{16bar} \text{ and } rb_{04-07} = \text{SEG 44 } r_{16bar} \text{ in} \\
\text{(let } rb_{08-11} = \text{SEG 48 } r_{16bar} \text{ and } rb_{12-15} = \text{SEG 412 } r_{16bar} \text{ in}
\]


(let \(m_{00-03} = \text{SEG } 40 \ t_{16\text{reg}}\) and \(m_{04-07} = \text{SEG } 44 \ t_{16\text{reg}}\) in
(let \(m_{08-11} = \text{SEG } 48 \ t_{16\text{reg}}\) and \(m_{12-15} = \text{SEG } 412 \ t_{16\text{reg}}\) in
(let \(r_{bar_{04}} = \text{BIT } 4 \ r_{16\text{bar}}\) and \(r_{bar_{08}} = \text{BIT } 8 \ r_{16\text{bar}}\) in
(let \(r_{bar_{12}} = \text{BIT } 12 \ r_{16\text{bar}}\) in
(let \(c_0 = \text{LOOKAHEAD}_0 \ cin_{16\text{bar}}\) in
(let \(alu_0 = \text{ALU}_4\text{BIT } r_{bar_{04-08}} \ m_{00-03} \ r_{bar_{04}} \ c_0 \ alucn_0\) in
(let \(p_{90} = \text{FST } alu_0\) and
\(aoutbar_{-9} = \text{FST } (\text{SND } alu_0)\) and
\(zout_{-9} = \text{FST } (\text{SND } (\text{SND } alu_0))\) and
\(r_{t_0} = \text{FST } (\text{SND } (\text{SND } (\text{SND } alu_0)))\) in
(let \(c_1 = \text{LOOKAHEAD}_1 \ cin_{16\text{bar}} \ p_{90}\) in
(let \(alu_1 = \text{ALU}_4\text{BIT } r_{bar_{04-07}} \ m_{04-07} \ r_{bar_{08}} \ c_1 \ alucn_1\) in
(let \(p_{91} = \text{FST } alu_1\) and
\(aoutbar_{-1} = \text{FST } (\text{SND } alu_1)\) and
\(zout_{-1} = \text{FST } (\text{SND } (\text{SND } alu_1))\) in
(let \(c_2 = \text{LOOKAHEAD}_2 \ cin_{16\text{bar}} \ p_{90} \ p_{91}\) in
(let \(alu_2 = \text{ALU}_4\text{BIT } r_{bar_{08-11}} \ m_{08-11} \ r_{bar_{12}} \ c_2 \ alucn_2\) in
(let \(p_{92} = \text{FST } alu_2\) and
\(aoutbar_{-2} = \text{FST } (\text{SND } alu_2)\) and
\(zout_{-2} = \text{FST } (\text{SND } (\text{SND } alu_2))\) in
(let \(c_3 = \text{LOOKAHEAD}_3 \ cin_{16\text{bar}} \ p_{90} \ p_{91} \ p_{92}\) in
(let \(alu_3 = \text{ALU}_4\text{BIT } r_{bar_{12-15}} \ m_{12-15} \ sr_{bar} \ c_3 \ alucn_3\) in
(let \(p_{93} = \text{FST } alu_3\) and
\(aoutbar_{-3} = \text{FST } (\text{SND } alu_3)\) and
\(zout_{-3} = \text{FST } (\text{SND } (\text{SND } alu_3))\) and
\(rm_{31} = \text{FST } (\text{SND } (\text{SND } (\text{SND } alu_3)))\) and
\(coutbar = \text{FST } (\text{SND } (\text{SND } (\text{SND } (\text{SND } alu_3))))\) and
\(rt_{30} = \text{FST } (\text{SND } (\text{SND } (\text{SND } (\text{SND } (\text{SND } alu_3))))))\) and
\(rt_{31} = \text{FST } (\text{SND } (\text{SND } (\text{SND } (\text{SND } (\text{SND } (\text{SND } alu_3)))))))\) and
\(aout_{31} = \text{SND } (\text{SND } (\text{SND } (\text{SND } (\text{SND } (\text{SND } (\text{SND } alu_3)))))))\) in
(let \(c_{4bar} = \text{LOOKAHEAD}_4 \ cin_{16\text{bar}} \ p_{90} \ p_{91} \ p_{92} \ p_{93}\) in
WCAT (WCAT \(aoutbar_{-3}\), WCAT \(aoutbar_{-2}\), WCAT \(aoutbar_{-1}\), WCAT \(aoutbar_{-0}\)),
WORD [\(zout_{-3}\); \(zout_{-2}\); \(zout_{-1}\); \(zout_{-0}\)],
WORD [\(c_{4bar}; \ rm_{31}; \ rt_{0}; \ rt_{30}; \ rt_{31}; \ aout_{31}\)]))))))))))))))))

2.9.19 ALU_32BIT_DEF

This is the 32-bit ALU implementation function. It specifies how to assemble two ALU_16BIT's to form the 32-bit ALU. It takes exactly the same arguments as the specification ALU and returns the same results. The name of this function in NODEN_HDL was ALU_C. It has been changed to ALU_32BIT so that it has the same format as the 4-bit slice ALU_4BIT and 16-bit units ALU_16BIT.

We have the same feedback problem here as in the 16-bit block. It occurs in the INVCN_SR2 block in the NODEN_HDL description. This block can be unfolded into two simpler blocks:
SRSELECT and cinbar. Even after unfolding, we still have the feedback in the SRSELECT block which takes one of the conditional bit output of the higher 16-bit block, namely rt31, and sends its output back to the same block as the sbar input. After some analysis, we find that rt31 is equivalent to the negated most significant bit of the first operand rbar. So, we added the local variable rb31 and equate it to NOT (BIT 31 rbar).

HOL Definition (ALU_32BIT_DEF)

\[ \forall \text{rb} \in \text{word32}. \forall \text{cin} \in \text{bflag}. \text{alucon} \]

\[
\begin{align*}
\text{ALU_32BIT rbar treg cin bflag alucon} = \\
\text{let (rb_{16-31}, rb_{00-15}) = WSPLIT 16 rbar in} \\
\text{(let (m_{16-31}, m_{00-15}) = WSPLIT 16 treg in} \\
\text{(let rbar_{16} = BIT 16 rbar in} \\
\text{(let rb_{31} = NOT (BIT 31 rbar) in} \\
\text{(let sbar = SRSELECT cin bflag rb_{31} in} \\
\text{(let cinbar = NOT cin in} \\
\text{(let (aoutbar_{0}, lszeros, cond_{0}) =} \\
\text{ALU_16BIT rb_{00-15} m_{00-15} rbar_{16} cinbar alucon alucon alucon alucon in} \\
\text{(let cin._ms = BIT 5 cond_{0} and rt_{0} = BIT 3 cond_{0} in} \\
\text{(let (aoutbar_{1}, mszeros, cond_{1}) =} \\
\text{ALU_16BIT rb_{16-31} m_{16-31} sbar cin._ms alucon alucon alucon alucon in} \\
\text{(let coutbar = BIT 5 cond_{1} and rm_{31} = BIT 4 cond_{1} in} \\
\text{(let rt_{30} = BIT 2 cond_{1} and rt_{31} = BIT 1 cond_{1} in} \\
\text{(let aout_{31} = BIT 0 cond_{1} in} \\
\text{(let (nz_{bot_{16}}, z_{mid_{4}}, nz_{top_{12}}) = ZERO_GATES lszeros mszeros in} \\
\text{WCAT (aoutbar_{1}, aoutbar_{0}),} \\
\text{WORD [aout_{31}; rt_{0}; rt_{30}; rt_{31}; rm_{31}; coutbar; nz_{top_{12}}; z_{mid_{4}}; nz_{bot_{16}}]}}})))))))))
\end{align*}
\]

3 The goal

The goal of the verification is to prove that the two levels of the ALU formal model representing by the functions ALU and ALU_32BIT are functionally equivalent, i.e., both functions should deliver the same result for all possible combinations of inputs. This may be expressed in HOL as

\[ \forall \text{r} \in \text{word32}. \forall \text{c}_{0} \in \text{alucon}. \text{ALU } r \text{ } c_{0} \text{ } b \text{alucon} = \text{ALU}_32BIT r \text{ } c_{0} \text{ } b \text{alucon}. \]

However, a goal of this form is unprovable since one of the condition bits has been arbitrarily assigned a return value of F which should really be don’t care when the operation is bitwise. What needs to be proved is really that, for all possible combinations of inputs, if the operation is not bitwise, these functions return identical results, otherwise, they return two results which are piecewise identical except for the don’t care bit.
Based on this analysis, a predicate named IS_ALU_IMP is defined. When applied to a function \( f \) of the same type as ALU, it returns \( T \) if and only if \( f \) is an implementation of ALU. Hence, the goal to be proved will be

\[
? \equiv IS\_ALU\_IMP \ ALU\_32BIT
\]

The definition of this predicate and the details of the proof will be described in the next section.

4 The proof

Since every ALU operation involves different combination of word and/or arithmetic operations and there are not too many operations, it is possible to carry out case analysis on the operations. Thus, for each ALU operation, i.e., for every possible value of the input alucon to the ALU functions, two expressions representing the operation result can be derived: one for the specification and one for the implementation. If these two expressions can be reduced to an identical form minus the field which has the don't care value, then the goal will be proved by combining all the cases.

Although every ALU operation is different, the underlying structure of the resulting expressions should be similar since they are derived from the same function definitions, namely the function ALU and ALU_32BIT. Therefore, it is possible to write programs to implement some proof procedures to carry out the proof mechanically.

The proof has been performed in three stages:

1. unfolding the definitions to derive two expressions for each ALU operation, such as

\[
\begin{align*}
\text{ALU } r \ t \ c_{in} \ b_{op} & = E_{spec} \\
\text{ALU\_32BIT } r \ t \ c_{in} \ b_{op} & = E_{imp}
\end{align*}
\]

where the expressions \( E_{spec} \) and \( E_{imp} \) on the right hand side of the equations consist of only basic word operations in the canonical set, bitwise word operations, word–natural number conversion and natural number addition ‘+’;

2. manipulating \( E_{spec} \) and \( E_{imp} \) to unify them to an identical expression \( E \) in cases of non-bitwise operations, or to derive two expressions \( E'_{spec} \) and \( E'_{imp} \) whose corresponding fields are identical except for the conditional bit coutbar in all bitwise cases;

3. proving the final goal by combining all cases.
The proof employs both forward and backward (goal-directed) proof techniques. The program implementing the proof procedure of Stage 1 is common to all thirteen cases. Details of this program will be described in Section 4.1.

In Stage 2, the ALU operations can be divided into two groups: the bitwise operations and non-bitwise operations. The latter consists of the following operations: alu_add, alu_sub, alu_inc and alu_sl. The last operation in this group is slightly different to the other three, it requires some special facts about the relation between addition and shift of binary words. In the bitwise group, operations can be further divided into four subgroups:

- **binary** which consists of alu_and, alu_rmb, alu_nor and alu_xor;
- **unary** which consists of alu_r, alu_m and alu_com;
- **constant** which consists of a single operation alu_0;
- **shift** which also consists of a single operation alu_sr.

As examples, three typical operations alu_and, alu_add and alu_sl will be described in detail in the following subsections. The result of this stage is a set of theories, one for each operation. For non-bitwise operations, there is only a single theorem stored in their theories. This theorem asserts the equivalence between the two ALU functions in the following form

\[
\text{ALU} \ r \ t \ c_{in} \ b \ \text{op} = \text{ALU}_32\text{BIT} \ r \ t \ c_{in} \ b \ \text{op}
\]  

(1)

where \( \text{op} \) is one of the non-bitwise operations. For bitwise operations, two theorems will be derived and stored; one for each ALU function in the following form:

\[
\begin{align*}
\text{ALU} \ r \ t \ c_{in} \ b \ \text{op} & = E_{spec}' \\
\text{ALU}_32\text{BIT} \ r \ t \ c_{in} \ b \ \text{op} & = E_{imp}'
\end{align*}
\]  

(2) (3)

These theories are then used in the last stage to derive the final theorem. The final result of the proof is stored in the theory EQUIV which will be described in Section 4.5. The complete theory hierarchy including the model definitions is shown in Figure 6.

### 4.1 The first stage

The task in the first stage is to unfold the ALU definitions to obtain the expressions \( E_{spec} \) and \( E_{imp} \). What needs to be done is to substitute instances of the lower level functions into the top level ALU functions ALU and ALU_32BIT. For the specification, the functions BITOP and FIND_SR are instantiated with a specific ALU operation \( \text{op} \), and these are substituted into the ALU specification.
Figure 6: Theory hierarchy of the whole verification
ALU Verification

ALU which is also instantiated with the same operation op. The manipulation is carried out by the function ALU CASE_RULE which is listed in Section 4.1.1. The resulting theorem is bound to the ML identifier ALU SPEC. The expression E_{spec} is in the form

\[(w_{spec}, \text{WORD}[B_8; B_7; B_6; B_5; B_4; B_3; B_2; B_1; B_0])\]

where \(w_{spec}\) is the operation result and the \(B_i\)'s are the condition bits. Taking \text{alu_and} as an example,

\[E_{spec}(\text{alu_and}) = (\text{WNOT (WNOT rbar WAND treg)},\]
\[\text{WORD [MSB (WNOT rbar WAND treg)};\]
\[\text{LSB (WNOT rbar)};\]
\[\text{BIT 30 (WNOT rbar)};\]
\[\text{MSB (WNOT rbar)};\]
\[\text{F};\]
\[\text{T};\]
\[-(\text{BNVAL (SEG 1220 (WNOT rbar WAND treg)) = 0});\]
\[\text{BNVAL (SEG 416 (WNOT rbar WAND treg)) = 0};\]
\[-(\text{BNVAL (SEG 160 (WNOT rbar WAND treg)) = 0})]\]

For the implementation, the process of unfolding the definitions is more complicated. This is because there is much more detail. The process is carried out in three steps by three functions whose names are ALU4BIT CASES RULE, ALU16BIT CASES RULE and ALU32BIT CASES RULE. The first function produces an expression representing the output of a 4-bit ALU slice for the given operation op. This is used in the next step, in which the function ALU16BIT CASES RULE produces an expression representing the output of a 16-bit unit. This is in turn used in the final step by the function ALU32BIT CASES RULE. The theorem returned by this final step is bound to the ML identifier ALU32BIT THM. The right hand side of this theorem is in the following form

\[(w_{imp}, \text{WORD}[b_8; b_7; b_6; b_5; b_4; b_3; b_2; b_1; b_0])\]

which is similar to \(E_{spec}\) in structure, but it is much more complicated. The main operation result \(w_{imp}\) has the following tree-like structure in general:

\[\text{WCAT(}\]
\[\text{WCAT(}\]
\[\text{WCAT((op r_{4,20} t_{4,20}), (op r_{4,16} t_{4,16}))},\]
\[\text{WCAT((op r_{4,12} t_{4,12}), (op r_{4,8} t_{4,8}))},\]
\[\text{WCAT((op r_{4,4} t_{4,4}), (op r_{4,0} t_{4,0}))})\]

(4)
where $x_{ij}$ is an $i$-bit segment of the word $x$ starting from $j$th bit and $op$ is a combination of word operations. Since the ALU is constructed in two tiers, the operand segments are actually expressed in a nested SEG term, for example, $r_{4,20}$ is $SEG ~4 ~4(SEG ~16 ~16 ~r)$. It may be prefixed by a word negation operator WNOT. For the *alu_and* operation, $w_{imp}(alu_and)$ is the following expression:

\[
\begin{align*}
WCAT \\
(WCAT \\
(WCAT \\
(WNOT \\
(WNOT (SEG 4 12 (SEG 16 16 rbar)) WAND SEG 4 12 (SEG 16 16 treg)), \\
WNOT \\
(WNOT (SEG 4 8 (SEG 16 16 rbar)) WAND SEG 4 8 (SEG 16 16 treg))), \\
WCAT \\
(WNOT \\
(WNOT (SEG 4 4 (SEG 16 16 rbar)) WAND SEG 4 4 (SEG 16 16 treg)), \\
WNOT \\
(WNOT (SEG 4 0 (SEG 16 16 rbar)) WAND SEG 4 0 (SEG 16 16 treg))), \\
WCAT \\
(WNOT \\
(WNOT (SEG 4 12 (SEG 16 0 rbar)) WAND SEG 4 12 (SEG 16 0 treg)), \\
WNOT \\
(WNOT (SEG 4 8 (SEG 16 0 rbar)) WAND SEG 4 8 (SEG 16 0 treg))), \\
WCAT \\
(WNOT \\
(WNOT (SEG 4 4 (SEG 16 0 rbar)) WAND SEG 4 4 (SEG 16 0 treg)), \\
WNOT \\
(WNOT (SEG 4 0 (SEG 16 0 rbar)) WAND SEG 4 0 (SEG 16 0 treg))))
\end{align*}
\]

Similarly, many condition bits $b_i$ are also involved with very large expressions.

The ML functions implementing the proof procedures described in this section are common to all operations, they are stored in the file `alu.funs.m`. This file is loaded when the proof of each operation is performed. The subsections below are the contents of this file.

### 4.1.1 Function for unfolding the ALU specification

The function `alu_cases_rule` unfolds the ALU specification for each operation. It takes a list of theorems and a string $op$ as
its arguments. The string should be the name of one of the ALU operations. The theorems in the list are used in rewriting. It returns a theorem in the form:

\[
\text{word32 } r\overline{bar}, \text{word32 } t\text{reg} \\
\vdash \text{alu } r\overline{bar} \ t\text{reg } c\text{in } b\text{flag } o\text{p} = E_{\text{spec}}
\]

where \(E_{\text{spec}}\) consists of only basic word operations and possibly the function \(\text{ADD32}\) in arithmetic operations.

let \(\text{ALU\_CASES\_RULE}\) = 
let \(\text{get\_defs} = \text{map \{definition \}'COMMON\}' \{\'GET\_AOUT\_DEF\'; \'GET\_COUT\_DEF\}'\} \in\)
let \(\text{defthm} = \text{ALU\_THM1 }\in\)
let \(\text{ALUCON\_RULE} = \{\text{opthms } \text{th}.
\}
(\text{CONV\_RULE (DEPTH\_CONV \text{COND\_CONV})}
(\text{PURE\_ONCE\_REWRITE\_RULE [REPL\_CLAUSE] \{SUBS \text{opthms } \text{th}\}})\}) \in\)
let \(\text{notths} = t1 \text{ (CONJUNCTS NOT\_CLAUSES) }\in\)
let \(\text{opconst} =\)
let \(\text{lst} = \text{CONJUNCTS (theorem \}'COMMON\}' \text{alu\_op\_const\_dist'}\}) \in\)
\(\text{map (}\lt. \text{MATCH\_MP NOT\_F } t\gt \text{ (lst @ (map \{NOT\_EQ\_SYM \text{lst}\}) \in\})}\)
\(\text{\{thms } \text{op}.\)
(\text{let } \text{tm} = \text{mk\_const }\text{(op, }",:\text{alu\_op}")\text{ in}\)
\(\text{let } \text{opthms} = \text{filter }\lt. \text{ (lths o lths) (concl t)} = \text{tm}\gt \text{ opconst in}\)
\(\text{let } \text{bthm} = \text{ALUCON\_RULE opthms }\text{(SPEC tm BITOP\_THM1) }\in\)
\(\text{let } \text{rmthm} = \text{RIGHT\_CONV\_RULE (TOP\_DEPTH\_CONV \text{COND\_CONV})}
\)
(\text{PURE\_ONCE\_REWRITE\_RULE [REPL\_CLAUSE]}
(SUBS \text{opthms} \text{(SPEC }["\text{MSB}(\text{treg};\text{bool})\text{word}]";\text{tm}]
(definition \}'COMMON\}' \text{GET\_RM31\_DEF})\}) \in\)
(\text{PURE\_REWRITE\_RULE (rmthm . \text{thms})}
(repeat 1 \& \text{(RIGHT\_CONV\_RULE \text{let}\_\text{CONV})}
(PURE\_ONCE\_REWRITE\_RULE \text{get\_defs}
(\text{\{RIGHT\_CONV\_RULE }\text{\{RAND\_CONV (REWR\_CONV bthm) \text{THENC \text{let}\_\text{CONV})}
\text{(SPEC \text{tm ALU\_THM1})} \})\}))\))

4.1.2 Function for unfolding the 4-bit ALU slice  The function \(\text{ALU4BIT\_CASES\_RULE}\) unfolds the 4-bit ALU implementation for each operation. It takes two arguments: the first is a list of theorems to be used in rewriting, and the second is a string specifying the operation.

let \(\text{ALU4BIT\_CASES\_RULE} =\)
let \(\text{ALUCON\_RULE} = \{\text{opthms } \text{th}.
\}
(\text{CONV\_RULE (DEPTH\_CONV \text{COND\_CONV})}
(\text{PURE\_ONCE\_REWRITE\_RULE [REPL\_CLAUSE] \{SUBS \text{opthms } \text{th}\}})\}) \in\)
let \(\text{def\_thm} = \text{\{GEN\_RR\_RULE (definition \}'ALUBIT\}' \text{alu\_4bit\_def'}\}) \in\)
let \(\text{notths} = t1 \text{ (CONJUNCTS NOT\_CLAUSES) }\in\)
let \(\text{opconst} =\)
let \(\text{lst} = \text{CONJUNCTS (theorem \}'COMMON\}' \text{alu\_op\_const\_dist'}\}) \in\)
\(\text{map (}\lt. \text{MATCH\_MP NOT\_F } t\gt \text{ (lst @ (map \{NOT\_EQ\_SYM \text{lst}\}) \in\})}\)
\(\text{\{thms } \text{op}.\)
(\text{let } \text{tm} = \text{mk\_const }\text{(op, }",:\text{alu\_op}")\text{ in}\)
\(\text{let } \text{opthms} = \text{filter }\lt. \text{ (lths o lths) (concl t)} = \text{tm}\gt \text{ opconst in}\)
\(\text{let } \text{rmthm} = \text{\{\text{GEN\_ALL(ALUCON\_RULE opthms }\text{(SPEC }["\text{t31};\text{bool}]";\text{tm}]
\text{\{definition \}'COMMON\}' \text{GET\_RM31\_DEF})\})\} \in\)
\(\text{let } \text{bthm} = \text{\{ALUCON\_RULE opthms }\text{(SPEC \text{tm FOURSITOP\_THM1}) \}}\)}
4.1.3 Function for unfolding the 16-bit ALU definition

This function unfolds the 16-bit ALU implementation for each operation. It takes three arguments: the first is a theorem returned by the function ALU16BIT_CASES_RULE of the same operation; the second is a list of theorems to be used in rewriting, and the last is a string specifying the operation.

```plaintext
let ALU16BIT_CASES_RULE =
let defthm = GEN_NON_BLOCK_RULE 4 (definition 'ALUBIT' 'ALU_16BIT_DEF') in
\th \hs \op.
(let \tm = mk const (op, "alu op") in
let \thml = (SPEC (spec (repeat \tm 4) \defthm) in
let \thm2 = (repeat1 7 (RIGHT_CONV_RULE \let_CONV
(SPEC_ALL (RESQ_SPEC_ALL \thm2))) in
let unfold4 = \k \th.
(repeat1 2 (RIGHT_CONV_RULE \let_CONV
(PURE_REWRITE_RULE [FST; SND] (RIGHT_CONV_RULE \let_CONV
(RIGHT_CONV_RULE (RND_CONV
(RESQ_REWRITE1_CONV
(map (SEG_PWL_CONV "4" \k "16")
["r16bar:(bool)word"; "t16reg:(bool)word"] th4)) th))) in
GEN_ALL (RESQ_GEN_ALL (PURE_REWRITE_RULE \thm
(itlist unfold4 ["12"; "8"; "4"; "0"] \thm2)))
);
```

4.1.4 Function for unfolding the 32-bit ALU implementation

This function unfolds the 32-bit ALU implementation for each operation. It takes three arguments: the first is a theorem returned by the function ALU16BIT_CASES_RULE of the same operation; the second is a list of theorems to be used in rewriting, and the last is a string specifying the operation.

```plaintext
let ALU32BIT_CASES_RULE =
\th16 \ths \op.
let \op = mk const (op, "alu op") in
let unfold16 = \k \th.
(repeat1 2 (RIGHT_CONV_RULE \let_CONV
(RIGHT_CONV_RULE (RND_CONV (RESQ_REWRITE1_CONV
(map (SEG_PWL_CONV "16" \k "32")
["rbar:(bool)word"; "treg:(bool)word"] th16)) th)) in
(PURE_REWRITE_RULE \thm
(RIGHT_CONV_RULE \let_CONV (DEPTH_CONV BIT_CONV)
(PURE_ONCE_REWRITE_RULE zero_thm
(PURE_ONCE_REWRITE_RULE (definition 'ALUBIT' 'ZERO_GATES_DEF'))
(repeat1 2 (RIGHT_CONV_RULE \let_CONV)
```
4.2 Stage 2: bitwise operations

This section describes Stage 2 of the proof for bitwise operations. As a typical operation of this group, the results of the bitwise AND operation alu_and is shown as an example. At the end of Stage 1, as described in Section 4.1, two theorems stating the operation results have been derived. The expression $E_{imp}$ representing the result at the implementation level is very large. The aim of this stage is to simplify this expression using the properties of word operations so that each corresponding field between $E_{imp}$ and $E_{spec}$ will be equivalent, i.e., $w_{imp}$ becomes $w_{spec}$ and $b_i$ becomes $B_i$ for $i = 0, 1, 2, 4, 5, 6, 7, 8$. In essence, the difference between $E_{spec}$ and $E_{imp}$ is that the bitwise operators are applied to their 32-bit operands directly in the former expression while the same combination of operators are applied to a number of 4-bit segments and the results are concatenated to form a 32-bit word in the latter. The strategy for proving the equivalence of these two methods of performing the same operations relies on the basic properties of word operations. The word library provides all the required theorems which assert these general properties of words and operations on words.

The strategy for unifying these two expressions is common to all bitwise operations. It is implemented as an ML function simp_bitop which will be listed in Section 4.2.1, but before looking at the details of the function, the strategy is explained first. This can be divided into five steps:

1. Reduce the nested SEG introduced by the two tier structure of the ALU implementation using the theorem SEG_SEG.

   **HOL Theorem (SEG_SEG)**
   
   \[ \forall n \cdot \forall w :: PWORDLEN n \cdot \forall m_1 k_1 m_2 k_2. \]
   
   \[ k_1 + m_1 \leq n \land k_2 + m_2 \leq m_1 \supset \]
   
   \[ (SEG m_2 k_2 \ (SEG m_1 k_1 \ w)) = SEG m_2 \ (k_1 + k_2) \ w) \]

2. Move the bitwise operators, such as WNOT, WAND and so on, inside SEG. This is possible because they all satisfy the predicate PBITOP or PBITBOP and have the property stated in the theorems PBITOP_SEG and PBITBOP_SEG.

   **HOL Theorem (PBITOP_SEG)**
   
   \[ \forall op :: PBITOP. \]
   
   \[ \forall n \cdot \forall w :: PWORDLEN n \cdot \forall k m. \]
   
   \[ k + m \leq n \supset (op \ (SEG m \ k \ w)) = SEG m \ k \ (op \ w)) \]
HOL Theorem (PBITBOP_SEG)

\( \forall op :: \text{PBITBOP}. \)
\( \forall n. \forall w_1 w_2 :: \text{PWORDLEN} n. \forall k m. \)
\( k + m \leq n \supset (op \text{ (SEG m k w_1) (SEG m k w_2}) = \text{SEG m k (op w_1 w_2)}) \)

3. Remove WCAT at three nested levels using the theorem WCAT_SEG_SEG.

HOL Theorem (WCAT_SEG_SEG)

\( \forall n. \forall w :: \text{PWORDLEN} n. \forall k m_1 m_2. \)
\( k + m_1 + m_2 \leq n \supset \)
\( (\text{WCAT (SEG m_2 (k + m_1) w, SEG m_1 k w}) = \text{SEG (m_1 + m_2) k w}) \)

4. The result of the above three steps is that the expression representing the main operation result \( w_{imp} \) becomes

\( \text{SEG 32 32 w} \)

where \( w \) involves only bitwise operators and the operands. More specifically, the expression for alu_and operation is

\( \text{SEG 32 32 WNOT (WNOT rbar WAND treg)}. \)

According to the theorem SEG_WORD_LENGTH, this can be reduced to \( w \) which should be identical to \( w_{spec} \).

HOL Theorem (SEG_WORD_LENGTH)

\( \forall n. \forall w :: \text{PWORDLEN} n. \text{SEG n 0 w} = w \)

As the result of this step, \( w_{imp} \) has been reduced to equal \( w_{spec} \). At the same time, the expressions representing the conditional bits \( b_i \)'s have also been simplified to certain extent. The remaining steps work only on the condition bits.

5. use the theorem BIT_SEG to simplify the condition bits aout31, r0, r30 and r31.

HOL Theorem (BIT_SEG)

\( \forall n. \forall w :: \text{PWORDLEN} n. \forall j k m. \)
\( k + m \leq n \supset (j < m \supset \)
\( (\text{BIT j (SEG m k w}) = \text{BIT (j + k w)}) \)
The expression representing aout31 for alu_and before this step is

\[ \text{BIT 0(SEG 40 } w_{\text{spec}}(\text{alu_and})) \]

which will be simplified to \( \text{BIT 0 } w_{\text{spec}}(\text{alu_and}) \).

6. The remaining condition bits, namely nztop12, zmid4 and nzbot16, indicates the zero condition of the operation result. On the specification level, they are expressed in terms of equality test between the value of the appropriate segments of the result and 0(zero). The expressions for alu_and are:

\[
\begin{align*}
B_0 &= \neg (\text{BNVAL(SEG 16 0 ((WNOT rbar) WAND treg))} = 0) \\
B_1 &= \text{BNVAL(SEG 4 16 ((WNOT rbar) WAND treg))} = 0 \\
B_2 &= \neg (\text{BNVAL(SEG 12 20 ((WNOT rbar) WAND treg))} = 0)
\end{align*}
\]

Whilst on the implementation level, they are expressed in terms of equality test between segments of the results and a zero valued word NBWORD 40. The expression for alu_and are:

\[
\begin{align*}
b_0 &= \neg (\text{WORD}[\text{SEG 4 12 } w = \text{NBWORD 40}; \\
&\quad \text{SEG 4 8 } w = \text{NBWORD 40}; \\
&\quad \text{SEG 4 4 } w = \text{NBWORD 40}; \\
&\quad \text{SEG 4 0 } w = \text{NBWORD 40} = \text{WORD}[T; T; T; T]) \\
b_1 &= \text{SEG 4 16 } w = \text{NBWORD 40} \\
b_2 &= \neg (\text{WORD}[\text{SEG 4 28 } w = \text{NBWORD 40}; \\
&\quad \text{SEG 4 24 } w = \text{NBWORD 40}; \\
&\quad \text{SEG 4 20 } w = \text{NBWORD 40} = \text{WORD}[T; T; T; T])
\end{align*}
\]

where \( w \) is the expression \((\text{WNOT rbar) WAND treg})\). The general theorems required to unify the corresponding bits between the two levels are \text{ZERO\_WORD\_VAL} and \text{EQ\_NBWORD0\_SPLIT}.

**HOL Theorem (ZERO\_WORD\_VAL)**

\[
\vdash \forall n. \forall w :: \text{PWORDLEN } n. \\
(w = \text{NBWORD } n \ 0) = (\text{BNVAL } w = 0)
\]

**HOL Theorem (EQ\_NBWORD0\_SPLIT)**

\[
\vdash \forall n. \forall w :: \text{PWORDLEN } n. \\
\forall m. m \leq n \supset \\
((w = \text{NBWORD } n \ 0) = \\
(\text{SEG } (n - m) \ 0 \ 0 = \text{NBWORD } (n - m) \ 0) \land \\
(\text{SEG } m \ 0 \ 0 = \text{NBWORD } m \ 0))
\]
The first theorem states that an equality test between an $n$-bit word and a zero valued word of the same size is equal to a test between the value of the word and zero. The second theorem states that an equality test between an $n$-bit word and a zero valued word of the same size can be split into two parts. Since the indexes in the expressions $B_i$'s and $B'_i$'s are all constants, three theorems matching these expressions are obtained by instantiating the general theorems. They are stored in the theory ALU_WORD so they can be used in all proofs for bitwise operations.

The proof script for the bitwise group is organized into several files. ML functions implementing proof procedures common to all bitwise operations and theorems required for all bitwise operations are stored in the file alu.bitop.funs.m. There is a separate file, the driver file, for each operation. They are named by prefixing the operation name to '.thm.m'. For instance, the file for the alu_and operation is alu_and.thm.m. These driver files contain function calls and instances of theorems specific to each operation. The first subsection below shows the function simp_bitop in the file alu.bitop.funs.m. The remaining subsections lists the file alu_and.thm.m.

4.2.1 The function simp_bitop  This is the function for simplifying the result of the bitwise operations. It takes three arguments: the first $thm1$ should be the theorem derived from unfolding the ALU implementation, i.e., ALU_32BIT_THM; the second $sthms$ is a list of theorems to be substituted into $thm1$ to simplify the latter, the last argument $tm$ is the expression representing the main result specified in the ALU_SPEC, i.e., the term $w_{spec}$ which is the target of the simplification.

```
let simp_binop =
  let eqT = GEN_ALL (el 2 (CONJ_LIST 4 (SPEC_ALL EQ_CLAUSES))) in
  let cond1_len = GEN_ALL (DISCH_ALL (PURE_REWRITE_RULE[IMP_CLAUSES]
                                (CONV_RULE (ONCE_DEPTH_CONV ADD_CONV) THENC
                                   (LHS_CONV LESS_EQ_CONV) THENC
                                   ((RAND_CONV o LHS_CONV) LESS_CONV)
                                   (GQSPECL ["32"; "w:bool word"; "3"; "28"; "4"] BIT_SEG))]) in
  let mk_wcplv (size th ts = MP
                                (CONV_RULE (ONCE_DEPTH_CONV ADD_CONV) THENC
                                   (LHS_CONV LESS_EQ_CONV)
                                   (SPEC`TS th)) TRUTH in

\thm1 sthms tm.
  let thm3 = PWORDELM_bitop_CONV ("PWORDELM 32 \"{tm}\") in
  let thm31 = RESQ_MATCH_MP (SPEC "32" WCAT_SEG_SEG) thm3 in
  let sub31 = map (mk_wcplv thm31)
      [ ["24"; "4"; "4"] ; ["16"; "4"; "4"] ;
      ["8"; "4"; "4"] ; ["0"; "4"; "4"] ] in
  let sub32 = map (mk_wcplv thm31)
      [ ["16"; "8"; "8"] ; ["0"; "8"; "8"] ] in
  let sub33 = map (mk_wcplv thm31) [ ["0"; "16"; "16"] ] in
  let sub4 = [RESQ_MATCH_MP (SPEC "32" SEG_WORD_LENGTH) thm3] in
  let sub1 = [sub4; sub33;sub32;sub31] @ sthms @ [(seg_seg_r @ seg_seg_t)] in
  let tm' = (snd (dest_comb tm)) in
```
4.2.2 Define the current operation The name of the current operation, as a string, is bound to the identifier alu_op. It is used in all calls to proof functions.

letref alu_op = 'alu_and';

4.2.3 Stage 1: specification The function ALU_CASES_RULE is called to unfold the specification.

let ALU_SPEC =
  let rwths = [NOT_CLAUSES; NOT_THM1] in
  ALU_CASES_RULE rwths alu_op;;

4.2.4 Stage 1: implementation The functions for unfolding the implementation are called here.

let ALU32BIT_THM =
  let rwths = [NOT_CLAUSES . LOGIC_THMS] in
  let rwths2 = [FST; SND] in
  let ALU4BIT_THM =
    ALU4BIT_CASES_RULE rwths2 alu_op in
  let ALU16BIT_THM =
    GEN_ALL ([RESQ_GEN_ALL (PURE_REWRITE_RULE rwths2
      (RESQ_SPEC_ALL (SPEC_ALL
        (ALU16BIT_CASES_RULE ALU4BIT_THM
          (LOOKAHEAD_4_THM . rwths2) alu_op))))]) in
    ALU32BIT_CASES_RULE ALU16BIT_THM rwths alu_op;;

4.2.5 Simplify the theorems—stage 2 After stage 1, we have obtained two theorems stating the operation results of the two ALU models: the specification — ALU_SPEC and the implementation ALU32BIT_THM (See Section 4.1). We can now work on these theorems to reduce
their right hand sides to the same expression by simplifying the implementation theorem and/or expanding the specification theorem.

4.2.6 Terms and theorems specific to each operation are bound to some ML identifiers so that they can be passed to the proof functions. The identifier \( \text{tm} \) is bound to the term representing the main result of the operation as given on the specification level. This is the target toward which the implementation is simplified. \( \text{rands} \) is bound to a list of terms whose elements are the operands or the negation of the operands depending on the operation. \( \text{operands} \) is bound to a list of theorems which asserts that the size of operands is 32 bits.

\[
\text{let tm} = (\text{fst o dest_pair o snd o dest_eq}) (\text{concl ALU\_SPEC});;
\]

\[
\text{% ["WNOT (rbar:\ (\text{bool})\text{word})"; " (treg:\ (\text{bool})\text{word})"] %}
\]

\[
\text{let rands} = (\text{snd o strip_comb o snd}) (\text{dest_comb tm});;
\]

\[
\text{let operands} =
\text{map (\lambda t. PWORDLEN\_bitop\_CONV "PWORDLEN 32 "t") rands;;}
\]

4.2.7 The implementation theorem Here, we instantiate some theorems to match specific operations and pass them to the proof function \( \text{simp\_bitop} \). The theorem returned by the function is \( \text{alu\_imp\_thm} \).

**HOL Theorem** (\text{alu\_imp\_thm})

\[
\text{PWORDLEN 32 rbar, PWORDLEN 32 treg}
\text{ + ALU\_32BIT rbar treg cin bflag alu\_and =}
\text{ WNOT (WNOT rbar WAND treg),}
\text{ WORD [BIT 31 (WNOT rbar WAND treg)];}
\text{ BIT 0 (WNOT rbar);}
\text{ BIT 30 (WNOT rbar);}
\text{ BIT 31 (WNOT rbar);}
\text{ F;}
\text{ ~cin;}
\text{ ~(BNVAL (SEG 1220 (WNOT rbar WAND treg))) = 0;}
\text{ BNVAL (SEG 416 (WNOT rbar WAND treg)) = 0;}
\text{ ~(BNVAL (SEG 160 (WNOT rbar WAND treg))) = 0]}
\]

\[
\text{let alu\_imp\_thm =}
\text{ let thms2 =}
\text{ let lem3 = itlist PROVE\_HYP operands (RESQ\_SPECL rands SEG\_WAND32) in}
\]
4.2.8 The specification theorem  Since the result of unfolding the specification of this operation is already quite simple, what remains to be done is to convert a few basic word operations to the canonical form.

HOL Theorem (alu_spec_thm)

\[ \text{\texttt{WORDLEN\ 32\ rbar,\ WORDLEN\ 32\ treg}} \]
\[ \vdash ALU\ rbar\ treg\ cin\ bflag\ alu\ and = \]
\[ \text{\texttt{WNOT\ (WNOT\ rbar\ WAND\ treg)},} \]
\[ \text{\texttt{WORD\ (BIT\ 31\ (WNOT\ rbar\ WAND\ treg));}} \]
\[ \text{\texttt{BIT\ 0\ (WNOT\ rbar);}} \]
\[ \text{\texttt{BIT\ 30\ (WNOT\ rbar);}} \]
\[ \text{\texttt{BIT\ 31\ (WNOT\ rbar);}} \]
\[ \text{\texttt{F;}} \]
\[ \text{\texttt{T;}} \]
\[ \neg (\text{\texttt{BNVAL\ (SEG\ 12\ 20\ (WNOT\ rbar\ WAND\ treg)) = 0;}}) \]
\[ \text{\texttt{BNVAL\ (SEG\ 4\ 16\ (WNOT\ rbar\ WAND\ treg)) = 0;}} \]
\[ \neg (\text{\texttt{BNVAL\ (SEG\ 16\ 0\ (WNOT\ rbar\ WAND\ treg)) = 0}}) \]

let alu_spec_thm =

let alu_spec = itlist PROVE_HYP word32_thms ALU_SPEC in

HYP_CONV RULE WORDLEN_BITOP_CONV
(CONV_RULE (EVERY_CONV
(map ([\\{\th. RESQ_REWRITE1_CONV [1 (theorem 'ALU_WORD' th)]
['COND_R00'; 'COND_AOUT31']}]) alu_spec));

4.2.9 Equivalence theorems  Unlike for non-bitwise operations, we cannot prove an equivalence theorem for bitwise operations since one of the condition bits is undefined, so we save the theorems derived above. They can be used in the final equivalence proof.

map save_thm

[(alu_spec_thm', alu_spec_thm); (alu_imp_thm', alu_imp_thm)];
4.3 Stage 2: arithmetic operations

The procedures in Stage 2 for the arithmetic operations alu_add, alu_sub and alu_inc are similar to each other. The operation alu_add is described in detail as an example. The proof for these operations calls for more facts about words and addition. Some of the more general facts are supplied as theorems by the word library. Others are more specific to the ALU. They are proved and stored in the theory ALU_ARITH.

After unfolding the definition, two expressions representing the main operation results at the two levels, namely \( w_{spec}(alu_{add}) \) and \( w_{imp}(alu_{add}) \) are obtained. They are unified to an expression \( W \) by both expanding \( w_{spec}(alu_{add}) \) and simplifying \( w_{imp}(alu_{add}) \).

The result at the specification level is

\[
w_{spec}(alu_{add}) = WNOT\ (SEG\ 320\ (ADD32\ (WNOT\ rbar)\ treg\ cin))
\]

Using the theorem ADD32_THM, this can be rewritten as

\[
w_{spec}(alu_{add}) = WNOT\ (NBWORD\ 32\ (BNVAL\ rbar + BNVAL\ treg + BV\ cin))
\]

which specifies that the main result of alu_add is obtained by converting the operands into natural numbers, performing the addition and converting the sum back to a word. The expression \( w_{imp}(alu_{add}) \) is very large and complicated. Nevertheless, it still has the same structure as shown in equation (4) on page 31. The expression \( op_{r_{i,j}, t_{i,j}} \) representing the operation performed by each slice has an extra value \( c_j \): the carry input from the next less significant slice. The operation \( op \) is the function ADDER4. For instance, the expression for the second least significant slice is

\[
op_{r_{4,4}, t_{4,4}} c_4 = \begin{align*}
&WNOT \\
&(ADDER4 \\
&(WNOT\ (SEG\ 44\ (SEG\ 160\ rbar)))) \\
&(SEG\ 44\ (SEG\ 160\ treg)) \\
&(LOOKAHEAD_1\ (\neg cin)) \\
&(PG4\ (WNOT\ (SEG\ 40\ (SEG\ 160\ rbar)))\ (SEG\ 40\ (SEG\ 160\ treg))))
\end{align*}
\]

The carry input \( c_4 \) is generated by the carry look ahead function, which is expressed in terms of the function PG4. In summary, the implementation performs addition by adding the corresponding segments of the operands and taking care of the carry propagation.

In essence, the task of unifying the expressions denoting the main results of the specification and the implementation, \( w_{spec}(alu_{add}) \) and \( w_{imp}(alu_{add}) \) is to prove the two methods of performing addition give the same result.
The first two steps are exactly the same as those for bitwise operations described in Section 4.2. Step 3 will be to convert the carry inputs $c_j$ into an expression in terms of the carry function $\text{ICARRY}$. This function has been defined in the word library.

**HOL Definition (ICARRY_DEF)**

\[ \vdash (\forall w_1 w_2. \text{ICARRY} 0 w_1 w_2 = cin) \land \\
(\forall n w_1 w_2. \text{ICARRY} (\text{SUC} n) w_1 w_2 = \\
\text{BIT} n w_1 \land \text{BIT} n w_2 \lor \\
(\text{BIT} n w_1 \lor \text{BIT} n w_2) \land \text{ICARRY} n w_1 w_2) \]

$\text{ICARRY}_{j r t cin}$ evaluates to the carry input to the $j$-th bit for any $j$ less than the size of the operand. The next step, step 4, moves the bitwise NOT operator $\text{WNOT}$ out of the nested $\text{WCATs}$. Step 5 is to unfold with the definition of $\text{ADDER4}$. After these steps, the expression $\text{op}_{r4,4} t_{4,4} c_4$ will be simplified to

\[ \text{NBWORD} 4 (\text{BNVAL} (\text{SEG} 4 4 (\text{WNOT} r_{\text{bar}})) + \text{BNVAL} (\text{SEG} 4 4 t_{\text{reg}}) + \\
\text{BV} (\text{ICARRY} 4 (\text{WNOT} r_{\text{bar}}) t_{\text{reg}} c_{\text{in}})). \]

Instead of simplifying this further, the expression representing the specification can be expanded towards this. Using the theorem $\text{ADD\_WORD\_SPLIT}$ recursively, the expression $w_{\text{spec}}(\text{alu\_add})$ can be expanded to be the same as the implementation.

**HOL Theorem (ADD\_WORD\_SPLIT)**

\[ \vdash \forall n_1 n_2. \forall w_1 w_2 :: \text{PWORDLEN} (n_1 + n_2). \forall cin. \\
\text{NBWORD} (n_1 + n_2) (\text{BNVAL} w_1 + \text{BNVAL} w_2 + \text{BV} cin) = \\
\text{WCAT} \\
(\text{NBWORD} n_1) \\
(\text{BNVAL} (\text{SEG} n_1 n_2 w_1) + \text{BNVAL} (\text{SEG} n_1 n_2 w_2) + \\
\text{BV} (\text{ACARRY} n_2 w_1 w_2 cin)), \\
\text{NBWORD} n_2 \\
(\text{BNVAL} (\text{SEG} n_2 0 w_1) + \text{BNVAL} (\text{SEG} n_2 0 w_2) + \text{BV} cin)) \]

The results of this manipulation are two theorems, namely $\text{alu\_spec\_thm}$ and $\text{alu\_imp\_thm}$.
Unlike the bitwise operations, the arithmetic operations do not contain don’t care value in their results. A theorem equating the two ALU functions in the form of equation (1) can be derived. Goal-directed proof is used in this derivation. The following subsections list the contents of the driver file for the addition operation (alu_add.thm.m).

4.3.1 Define the current operation The name of the current operation, as a string, is bound to the identifier alu_op. It is used in all calls to proof functions.

```plaintext
letref alu_op = 'alu_add';
```

4.3.2 Stage 1: specification The function ALU_CASES_RULE is called to unfold the specification.

```plaintext
let ALU_SPEC =
  let rwths = [NOT_CLAUSES; NOT_THM1] in
  ALU_CASES_RULE rwths alu_op;
```

4.3.3 Stage 1: implementation The functions for unfolding the implementation are called here.

```plaintext
let ALU32BIT_THM =
  let rwths = (NOT_CLAUSES . LOGIC_THMS) in
  let ALU4BIT_THM =
    ALU4BIT_CASES_RULE [ADD4BIT_DEF; FST; SND] alu_op in
  let ALU16BIT_THM =
    GEN_ALL (RESQ_GEN_ALL (PURE_REWRITE_RULE (thm_add_bits @ [FST; SND])))
    (RESQ_SPEC_ALL (SPEC_ALL
      (ALU16BIT_CASES_RULE ALU4BIT_THM
       [FST; SND; LOOKAHEAD_4_THMF alu_op])))
    in
  ALU32BIT_CASES_RULE ALU16BIT_THM rwths alu_op;
```

4.3.4 Simplify the theorems—stage 2 After stage 1, we have obtained two theorems stating the operation results of the two ALU models: the specification — ALU_SPEC and the implementation ALU32BIT_THM (See Section 4.1). We can now work on these theorems to reduce their right hand sides to the same expression by simplifying the implementation theorem and/or expanding the specification theorem.
4.3.5 Terms and theorems specific to each operation are bound to some ML identifiers so that they can be passed to the proof functions. The identifier operands is bound to a list of theorems which asserts that the size of operands are 32-bit.

        let operands = [pw_nwoth rbar; pw_treg];

4.3.6 We also need a list of theorems in the following form:

        [[[PWORLEN 32 r → PWORLEN 4(SEG 4 kr));
          [PWORLEN 32 t → PWORLEN 4(SEG 4 kt)];...]]

where r and t are the operands which may be prefixed with WNOT and k equals one of the following indexes 0, 4, 8, 12, 16, 20, 24, 28. This list of theorems is bound to the name word4_seg_thms.

        let mk_sthm1 =
        let th = (SPEC "4" (RESQ_SPEC_ALL (SPEC "32" SEG_PWORLEN))) in
          \x. PURE_REWRITE_RULE [IMP_CLAUSES]
        (CONV_RULE (((LHS_CONV o LHS_CONV) ADD_CONV) THENC
                    (LHS_CONV LESS_EQ_CONV) (SPEC x th))) ;;

        let mk_sthm2 = (th. map (\th2. RESQ_MATCH_MP th th2) operands);;

        let word4_seg_thms = map mk_sthm2 (map (RESQ_GEN_ALL o mk_sthm1) indexes);;

4.3.7 Step 3 The theorems icarry_thms are used to simplify the lookahead expressions.

        let icarry_thms =
        let ICARRY_THMS = map
            (\tm. (theorem 'ALU_ARITH'
                ("ICARRY_." (string_of_int (4 + (int_of_term tm)))))) indexes in
            (map (GSYM o (rev_itlist (\th1 th2. RESQ_MATCH_MP th2 th1) operands))
                  ICARRY_THMS);

        let LOOKAHEAD_0_THM = REWRITE_RULE Logic_thms
            (definition 'ALUBIT' 'LOOKAHEAD_0_DEF');;

4.3.8 Step 4 This section defines three conversions to be used in step 4 to move the WNOT out over the nested WCATs.

        let conv1 =
        let wcat_wnot_CONV1 =
            let tl = (lhs o snd o strip_resq forall) (concl wcat_wnot4) in
            let inst_x4 = \t. GQSPEC (snd (strip_comb t)) word4_ADDER4 in
                           \tm.
let mlist = fst (match t1 tm) in
let alist = (rev (map fst mlist)) in
(REQ_SPECL alist wcat_wnot4) in
(RAND_CONV o FST_CONV o RAND_CONV o pair_CONV)
((RAND_CONV o pair_CONV) wcat_wnot_CONV1);;

let conv2 =
let wcat_wnot_CONV2 =
  let tl = (lhd o snd o strip_resq_forall) (concl wcat_wnot8) in
  let inst_wcat = \ t. PWORDLEN_CONV ["4";"4"]
  (mk_comb ("(WORDLEN:num->bool word -> bool) 8", t)) in
  \ tm.
  let mlist = fst (match t1 tm) in
  let alist = (rev (map fst mlist)) in
  (itlist PROVE_HYP (map (inst_wcat alist) (REQ_SPECL alist wcat_wnot8)) in
  (RAND_CONV o FST_CONV o RAND_CONV o pair_CONV) wcat_wnot_CONV2;);

let conv3 =
let wcat_wnot_CONV3 =
  let tl = (lhd o snd o strip_resq_forall) (concl wcat_wnot16) in
  let inst_wcat = \ t.
  let th1 = PWORDLEN_CONV ["8";"8"]
  (mk_comb ("(WORDLEN:num->bool word -> bool) 16", t)) in
  (itlist PROVE_HYP (map (PWORLEN_CONV ["4";"4"] (hyp th1)) th1) in
  \ tm.
  let mlist = fst (match t1 tm) in
  let alist = (rev (map fst mlist)) in
  (itlist PROVE_HYP (map (inst_wcat alist) (REQ_SPECL alist wcat_wnot16)) in
  (RAND_CONV o FST_CONV) wcat_wnot_CONV3;);

4.3.9 pw4_adder_thm This theorem is used in step 5 to get rid of ADDER4.

HOL Theorem (pw4_adder_thm)

\forall r. m cin.

\forall r. m cin.
PWORDLEN4 r \supset (PWORDLEN4 m \supset
(ADDER4 r m cin =
NBWORD4 (BNVAL r + BNVAL m + BV cin)))

let pw4_adder_thm =
let pw4_ADDER4_THM = REWRITE_RULE [word4_def]
(theorem 'ALU_ARITH' 'ADDER4_THM') in
CONV_RULE ((TOP_DEPTH_CONV RESQ_FORALL_CONV)
THENC (TOP_DEPTH_CONV RIGHT_IMP_FORALL_CONV)) pw4_ADDER4_THM;
4.3.10 **Simplify the implementation** There are five steps required to simplify the right hand side of the theorem ALU32BIT_THM. The first two are the same as for the bitwise operations. The result of these two steps is \texttt{thm2}. Step 3 simplifies the carries, its result is \texttt{thm3}. Step 4 is performed by the conversions \texttt{conv1} to \texttt{conv3}. The last step is performed by the conditional rewriting conversion.

\begin{verbatim}
let alu_imp_thm =
  let thm2 = SUBS wnot_seg_thms (SUBS (seg_seg_r @ seg_seg_t)
    (RESQ_SPEC_ALL (SUBS[word32_def] (RESQ_GEN_ALL ALU32BIT_THM))) in
  let thm3 = SUBS icarry_thms
    (PURE_REWRITE_RULE[LOOKAHEAD_0_THM; NOT_CLAUSES] thm2) in
  itlist PROVE_HYP (flat word4_seg_thms)
    (RIGHT_CONV_RULE(COND_REWRITE1_CONV [] pw4_adder_thm)
      (HYP_CONV_RULE pw_ADDER4_CONV
        (CONV_RULE (conv1 THENC conv2 THENC conv3) thm3)))
\end{verbatim}

4.3.11 **ac_thms** These theorems are used to replace \texttt{ACARRY} by \texttt{ICARRY}. They are just instances of the theorem \texttt{ACARRY_EQ_ICARRY}.

\begin{verbatim}
let mk_ac_thm op1 op2 =
  let wnot_thm = hd operands in
  let th = (GOSPECL
    ["32"; op1; op2; "cin:bool" ] ACARRY_EQ_ICARRY) in
  \k. itlist PROVE_HYP operands
    (GEN "cin:bool" (MP (SPEC k th) (EQT_ELIM (LESS_EQ_CONV "\k <= 32"))))

let ac_thms = map (mk_ac_thm(\"WNOT\",rbar)) treg indexes;
\end{verbatim}

4.3.12 **Expand the specification** We expand the expressions representing the sum using the theorem \texttt{ADD_WORD_THM} which states that the addition of two 32-bit words can be split into eight 4-bit segments. \texttt{ADD32_THM} is used to eliminate the function \texttt{ADD32}.

\begin{verbatim}
let ADD32_THM = (theorem 'ALU_ARITH' 'ADD32_THM');

let alu_spec_thm =
  let ADD_WORD_THM = theorem 'ALU_ARITH' 'ADD_WORD_THM' in
  let add32_thm = (GEN_ALL o DISCH_ALL) (SPEC_ALL (RESQ_SPEC_ALL ADD32_THM)) in
  let thm10 =
    (RIGHT_CONV_RULE (COND_REWRITE1_CONV [] add32_thm)
     (RESQ_SPEC_ALL (SUBS[word32_def] (RESQ_GEN_ALL ALU_SPEC))) in
     itlist PROVE_HYP operands
      (RIGHT_CONV_RULE (FSM_CONV o RAND_CONV)
        (RESQ_REWRITE1_CONV [] ADD_WORD_THM) thm10));
\end{verbatim}
4.3.13 The equivalence theorem  We can now attempt to prove that the specification is equal to the implementation for the addition operation. We use goal directed proof here. The main result of the operation at the right hand sides of the theorems alu_imp_thm and alu_spec_thm should be identical. There are theorems saved in the theories ALU_WORD and ALU_ARITH which should match the condition bits. They are fetched to solve the goal. The resulting theorem is

HOL Theorem (alu_eq_thm)

\[ \forall \overline{rbar} treg :: PWORDLEN 32. \forall \overline{cin} bflag. \]
\[ ALU \overline{rbar} treg \overline{cin} bflag alu_add = ALU \_32BIT \overline{rbar} treg \overline{cin} bflag alu_add \]

\[ \text{let alu\_eq\_thm =} \]
\[ \text{let op = mk\_const(alu\_op, ":alu\_op") in} \]
\[ \text{prove\_thm("alu\_eq\_thm",} \]
\[ \text{\"!rbar treg::PWORDLEN 32. \!cin bflag.} \]
\[ \text{ALU \overline{rbar} treg \overline{cin} bflag 6p = ALU \_32BIT \overline{rbar} treg \overline{cin} bflag 6p",} \]
\[ \text{let cond\_thms = map (\(\text{\(thy, thm\) \the theorem\(thy\) thm} )} \]
\[ [ (\text{\('alu\_arith', 'cond\_alut31\_add'\)}; \]
\[ (\text{\('alu\_word', 'cond\_ro'\)}; \]
\[ (\text{\('alu\_word', 'cond\_r30'\)}; \]
\[ (\text{\('alu\_arith', 'cond\_r31\_add'\)}; \]
\[ (\text{\('alu\_arith', 'cond\_r31\_add'\)}; \]
\[ (\text{\('alu\_arith', 'cond\_coutbar\_add'\)}; \]
\[ (\text{\('alu\_arith', 'cond\_nztop12\_add'\)}; \]
\[ (\text{\('alu\_arith', 'cond\_zmid4\_add'\)}; \]
\[ (\text{\('alu\_arith', 'cond\_nzbot16\_add'\)} ] \text{in} \]
\[ \text{REPEAT ResQ\_Gen\_TAC then RepeAt Gen\_TAC} \]
\[ \text{then Subst\_TAC[alu\_imp\_thm;alu\_spec\_thm]} \]
\[ \text{then Pure\_Once\_Rewrite\_TAC[Pair\_Eq] then Conj\_TAC then}\]
\[ \text{Refl\_TAC;} \]
\[ \text{Map\_Every Assume\_TAC operands then Pure\_Once\_Rewrite\_TAC[Word\_11]} \]
\[ \text{then Rewrite\_TAC[CONS\_11] then Repeat Conj\_TAC} \]
\[ \text{then (map ResQ\_Rewrite1\_TAC cond\_thms)} \]
\[ \text{then Refl\_TAC});} \]

4.4 Stage 2: shift left operations

The difficulty occurring with the shift left operation alu_sl is due to the fact that the different approaches taken to perform the operation at the two levels are very different. The specification model specifies that the result of this operation should be the sum of adding the operand \( r \) to itself plus the carry input \( c_in \), whilst the implementation model specifies that the segments of the operand \( r \) are actually shifted to the left one bit and the most significant bit of each segment
is passed to the next more significant slice as the carry input. This carry input is padded to the end of that segment.\textsuperscript{2}

In the formal implementation model, shift left is expressed in terms of the generic shift operator SHL defined as below:

HOL Definition (SHL_DEF)

\[ \vdash \forall f \, w \, b. \]
\[ \text{SHL} \, f \, w \, b = \]
\[ \text{BIT} \, (\text{PRE} \, (\text{WORDLEN} \, w)) \, w, \]
\[ \text{WCAT} \, (\text{SEG} \, (\text{PRE} \, (\text{WORDLEN} \, w)) \, 0 \, w, (f \Rightarrow \text{SEG} \, 10 \, w \mid \text{WORD} \, [b])) \]

Depending on the value of the arguments \( f \) and \( b \), SHL can perform either logical shift, arithmetic shift or rotation. The behaviour required in the implementation is obtained by setting the first argument \( f \) to F, the last argument \( b \) to BIT \((j-1)\) \( w \) when performing a shift on the segment \( \text{SEG} \, 4 \, j \, w \). The theorem SHL_SEG_NF asserts that this is the desired operation.

HOL Theorem (SHL_SEG_NF)

\[ \vdash \forall n. \forall w :: \text{PWORDLEN} \, n. \forall k \, m. \]
\[ k + m \leq n \supset (0 < m \supset (0 < k \supset \]
\[ \text{SHL} \, F \, (\text{SEG} \, m \, k \, w) \, (\text{BIT} \, (k - 1) \, w) = \]
\[ \text{BIT} \, (k + (m - 1)) \, w, \text{SEG} \, m \, (k - 1) \, w))) \]

For binary words, these different approaches do produce the same results. The theorem DOUBL_EQ_SHL asserts this fact.

HOL Theorem (DOUBL_EQ_SHL)

\[ \vdash \forall n. 0 < n \supset \]
\[ (\forall w :: \text{PWORDLEN} \, n. \forall b. \]
\[ \text{NBWORD} \, n \, (\text{BNVAL} \, w + \text{BNVAL} \, w + \text{BV} \, b) = \text{SND} \, (\text{SHL} \, F \, w \, b)) \]

The proof procedures for this operation follow roughly the same approach as in the addition operation. The following subsections list the contents of the driver file for the operation (alu_sl.thm.m).

\textsuperscript{2} The reason of this divergence is probably historical (speculated by the author). In early versions of the HOL system, there was not shift function for word types.
4.4.1 Define the current operation  The name of the current operation, as a string, is bound to the identifier alu_op. It is used in all calls to proof functions.

letref alu_op = 'alu_sl';

4.4.2 Stage 1: specification  The function ALU_CASES_RULE is called to unfold the specification. After unfolding the specification, we obtain the following expression for the main result:

\[ \text{WNOT}(\text{SEG}320(\text{ADD32}(\text{WNOT}rbar)(\text{WNOT}rbar)cin)) \]

let ALU_SPEC =
let rwths = [NOT_CLAUSES; NOT_THM] in
ALU_CASES_RULE rwths alu_op;;

4.4.3 Stage 1: implementation  The functions for unfolding the implementation are called here. The expression representing the main result in the theorem ALU32BIT_THM is:

WCAT
(WCAT
(WCAT
(WNOT
(SND (SND F
(WNOT(SEG 4 12(SEG 16 16 rbar))
(BIT 3(WNOT(SEG 4 8(SEG 16 16 rbar))))),
WNOT
(SND (SND F
(WNOT(SEG 4 4(SEG 16 16 rbar)))
(BIT 3(WNOT(SEG 4 4(SEG 16 16 rbar))))),
WCAT
(WNOT
(SND (SND F
(WNOT(SEG 4 4(SEG 16 16 rbar)))
(BIT 3(WNOT(SEG 4 0(SEG 16 16 rbar))))),
WNOT
(SND (SND F
(WNOT(SEG 4 0(SEG 16 16 rbar)))
(BIT 3(WNOT(SEG 4 12(SEG 16 0 rbar))))),
WCAT
(WCAT
(WNOT
(SND (SND F
(WNOT(SEG 4 12(SEG 16 0 rbar)))
(BIT 3(WNOT(SEG 4 8(SEG 16 0 rbar))))),
WNOT
(SND (SND F
(WNOT
(SND (SND F
(WNOT(SEG 4 8(SEG 16 0 rbar)))
(BIT 3(WNOT(SEG 4 4(SEG 16 0 rbar))))),
WNOT
(SND (SND F

ALU VERIFICATION

\[
\begin{align*}
&\text{(WNOT(SEG 4 8(SEG 16 0 rbar)))} \\
&\text{(BIT 3(WNOT(SEG 4 4(SEG 16 0 rbar)))))}, \text{ } \\
&\text{WCAT (WNOT (SND (SHL F} \\
&\text{(WNOT(SEG 4 4(SEG 16 0 rbar))})} \\
&\text{(BIT 3(WNOT(SEG 4 0(SEG 16 0 rbar)))))}, \\
&\text{WNOT (SND (SHL F(WNOT(SEG 4 0(SEG 16 0 rbar)))cin)))}}
\end{align*}
\]

4.4.4 Simplify the theorems—stage 2 After stage 1, we have obtained two theorems stating the operation results of the two ALU models: the specification — \text{ALU SPEC} and the implementation \text{ALU32BIT_THM} (See Section 4.1). We can now work on these theorems to reduce their right hand sides to the same expression by simplifying the implementation theorem and/or expanding the specification theorem.

4.4.5 Terms and theorems specific to each operation are bound to some ML identifiers so that they can be passed to the proof functions. The identifier operands is bound to a list of theorems which asserts that the size of operands are 32-bit.

\[
\text{let operands = [pw_wnot_rbar];}
\]

4.4.6 We also need a list of theorems in the following form:

\[
[[\text{PWORDLEN 32} \vdash \text{PWORDLEN 4(SEG 4k r)}]; \ldots]
\]

where \( r \) is the operands which may be prefixed by \text{WNOT} and \( k = 0, 4, 8, 12, 16, 20, 24, 28. \) This list is bound to the name \text{word4 SEG THMS}.}
let mk_sthml =
  let th = (SPEC "4"(RESQ_SPEC_ALL(SPEC "32" SEG_PWORDLEN))) in
  (\k. PURE_REWRITE_RULE[IMP_CLAUSES]
    (CONV_RULE (((LHS_CONV o LHS_CONV) ADD_CONV) THENC
     (LHS_CONV LESS_EQ_CONV)) (SPEC k th))) ;;

let mk_sthm2 =
  (\th. RESQ_MATCH_MP th (hd operands));;

let word4_seg_thms = map mk_sthm2 (map (RESQ_GEN_ALL o mk_sthml) indexes);;

4.4.7 Step 3 The theorem bit_seg_thms are used to simplify expressions of the following
form: BIT3(SEG4 j w). The theorems shl_thms are used to simplify the SHL expressions.
They are in the following form:

SND (SHL F (SEG 44 (WNOT rbar)) (BIT3 (WNOT rbar))) =
SEG 43 (WNOT rbar)

let bit_seg_thms =
  let lem = GEN_ALL(REWRITE_RULE[LESS_CONV "3 < 4"](SPECL["3";"k:num";;"4"]
    (RESQ_MATCH_MP (SPEC "32" BIT_SEG) (hd operands))) in
  map
    (\k. let lm3 = EQT_ELIM
      (((LHS_CONV ADD_CONV) THENC LESS_EQ_CONV) "("k+4) <=32") in
        RIGHT_CONV_RULE
        ((RATOR_CONV o RAND_CONV) ADD_CONV) MATCH_MP lem lm3))
  indexes;;

let shl_thms =
  let lem1 = GEN "k:num" (DISCH_ALL(PROVE_HYP (EQT_ELIM(LESS_CONV "0<4")
    (REWRITE_RULE[SND]
      (AP_TERM "SND: (bool # (bool)word) -> (bool)word" (UNDISCH_ALL
        (SPECL["k:num";;"4"]
          (RESQ_MATCH_MP (SPEC "32" SHL_SEG_NF) (hd operands)))))))))
  in
  map
    (\k. let lm1 = num_CONV k in let k' = term_of_int((int_of_term k) -1) in
      let lm2 = SUBS[SYM lm1] (SPEC k' LESS_0) in
      let lm3 = EQT_ELIM
      (((LHS_CONV ADD_CONV) THENC LESS_EQ_CONV) "("k+4) <=32") in
      SUBS[SYM lm1] (REWRITE_RULE[SUC_SUB1] (SUBS[lm1]
        (UNDISCH_ALL(LIST_MP [lm2; lm3] (SPEC k lem1)))))) (tl indexes);;

4.4.8 Simplify the implementation We substitute the theorems derived above into the
implementation theorem ALU32BIT_THM to simplify the right hand side and obtain the following
theorem:
PWIDTH 32 rbar, PWIDTH 32 treg
|- ALU_32BIT rbar treg cin bflag alu_sl =
  \begin{align*}
  &\text{WCAT} \\
  &\quad (\text{WCAT}(\text{WNOT}(\text{SEG} 27(\text{WNOT} \ rbar)), \text{WNOT}(\text{SEG} 23(\text{WNOT} \ rbar))), \\
  &\quad \text{WCAT}(\text{WNOT}(\text{SEG} 19(\text{WNOT} \ rbar)), \text{WNOT}(\text{SEG} 15(\text{WNOT} \ rbar)))), \\
  &\quad \text{WCAT}(\text{WNOT}(\text{SEG} 11(\text{WNOT} \ rbar)), \text{WNOT}(\text{SEG} 7(\text{WNOT} \ rbar))), \\
  &\quad \text{WCAT}(\text{WNOT}(\text{SEG} 3(\text{WNOT} \ rbar)), \text{WNOT}(\text{SND}(\text{SHL} P(\text{SEG} 0(\text{WNOT} \ rbar))cin))))) \\
  &\text{WORD} \\
  &\quad [\text{BIT} 3(\text{SEG} 27(\text{WNOT} \ rbar)); \text{BIT} 0(\text{SEG} 0(\text{WNOT} \ rbar))]; \\
  &\quad \text{BIT} 2(\text{SEG} 28(\text{WNOT} \ rbar)); \text{BIT} 31(\text{WNOT} \ rbar); \\
  &\quad \text{F;} \text{BIT} 31(\text{WNOT} \ rbar); \\
  &\quad \text{"WORD} \\
  &\quad [\text{SEG} 27(\text{WNOT} \ rbar) = \text{NEWWORD} 4 \ 0; \\
  &\quad \text{SEG} 23(\text{WNOT} \ rbar) = \text{NEWWORD} 4 \ 0; \\
  &\quad \text{SEG} 19(\text{WNOT} \ rbar) = \text{NEWWORD} 4 \ 0] = \\
  &\quad \text{WORD}[T; T; T]; \text{SEG} 15(\text{WNOT} \ rbar) = \text{NEWWORD} 4 \ 0; \\
  &\quad \text{"WORD} \\
  &\quad [\text{SEG} 11(\text{WNOT} \ rbar) = \text{NEWWORD} 4 \ 0; \\
  &\quad \text{SEG} 7(\text{WNOT} \ rbar) = \text{NEWWORD} 4 \ 0; \\
  &\quad \text{SEG} 3(\text{WNOT} \ rbar) = \text{NEWWORD} 4 \ 0; \\
  &\quad \text{SND}(\text{SHL} P(\text{SEG} 0(\text{WNOT} \ rbar))cin) = \text{NEWWORD} 4 \ 0] = \\
  &\quad \text{WORD}[T; T; T]; \\
\end{align*}

let alu_imp_thm =
  \begin{align*}
  &\text{itlist SUBS [shl_thms; bit_seg_thms; wnot_seg_thms; seg_seg_r]} \\
  &\quad (\text{RESQ\_SPEC\_ALL (SUBS[word32_def](RESQ\_GEN\_ALL ALU32BIT\_THM))});;
\end{align*}

4.4.9 Expand the specification  We use the theorem DOUBL\_EQ\_SHL to rewrite the specification to eliminate the addition so that every thing is in terms of the shift operation.

let ADD32\_THM = theorem 'ALU\_ARITH' 'ADD32\_THM';

let alu_spec_thm =
  \begin{align*}
  &\text{let dshl = MATCH_MP DOUBL\_EQ\_SHL} \\
  &\quad (\text{SUBS[SYM(num\_CONV "32")]}(\text{SPEC "31" LESS_0})) \ \text{in} \\
  &\quad \text{let add32_thm = (GEN\_ALL o DISCH\_ALL) (SPEC\_ALL (RESQ\_SPEC\_ALL ADD32\_THM)) \ \text{in} \\
  &\quad \text{let thm10 =} \\
  &\quad \quad (\text{RIGHT\_CONV\_RULE (COND\_REWRITE1\_CONV [ ] add32_thm)} \\
  &\quad \quad (\text{RESQ\_SPEC\_ALL (SUBS[word32_def](RESQ\_GEN\_ALL ALU\_SPEC))}) \ \text{in} \\
  &\quad \quad (\text{it1list PROVE\_HYP operands}} \\
  &\quad \quad (\text{RIGHT\_CONV\_RULE (RESQ\_REWRITE1\_CONV [ ] dshl) thm10));;
\end{align*}
4.4.10 **Equivalence theorem** We can now attempt to prove the equivalence between the specification and the implementation for the \texttt{alu_sl} operation. The proof is lengthy. Basically, we attempt to prove the corresponding fields of these two levels are equal.

For the main result field, we need to prove that shifting a 32-bit word as a whole to the left is equivalent to shifting the segments and then concatenating them. This can be proved using properties of basic word operations.

For the condition bit \texttt{aout31}, we need to show the most significant bit of the result of shifting the whole 32-bit word is the same as the most significant bit of the result of shifting the most significant 4-bit segment.

The condition bits \texttt{r0}, \texttt{r30} and \texttt{r31} can be proved as in other operations since they are just specific bits of the operand \texttt{r}. The condition bit \texttt{rm31} is trivial since both levels return the constant \texttt{F}.

The condition bit \texttt{coutbar} in the implementation is the 31st bit of the operand while in the specification it is the most significant bit of the sum of adding the operand to itself. The theorem \texttt{MSB_DOUBLE} asserts this fact.

What needs to be proved in the remaining three condition bits is whether some specific segment of the operand is equal to zero. For instance, the bit \texttt{zmid4} at the specification level is the following expression

\[ \text{BNVAL} (\text{SEG} \, 416 (\text{SND} \, (\text{SHL} \, \text{F} \, (\text{WNOT} \, \text{rbar}) \, \text{cin}))) = 0 \]

while the corresponding expression in the implementation is

\[ \text{SEG} \, 415 (\text{WNOT} \, \text{rbar}) = \text{NBWORD} \, 40. \]

The former can be simplified using the theorems about \texttt{SHL} and basic word operation \texttt{SEG}. Then they can be unified using the theorem \texttt{ZERO_WORD_VAL}. The resulting theorem is saved in the theory \texttt{alu_sl.thm} under the name \texttt{ALU_EQ_THM}.

**HOL Theorem** (*ALU_EQ_THM*)

\[ \forall \text{rbar} \, \text{treg} :: \text{PWORDLEN} \, 32. \forall \text{cin} \, \text{bflag}.
\]
\[ \text{ALU rbar treg cin bflag alu_sl} = \text{ALU} \, . \text{32BIT rbar treg cin bflag alu_sl} \]

4.5 **The final theorem**

After the case analysis which results in a set of theorems stating the results of every ALU operation, it is not too difficult to prove the goal stated in Section 3. This section lists the contents of the file \texttt{equiv.m} which contains the proof of the final theorem.

4.5.1 **IS_ALU_IMP_DEF** First of all, a predicate is defined to state what is meant by an ALU implementation. A function \texttt{f} is an implementation of the ALU specified by \texttt{ALU} if and only if it satisfies the predicate \texttt{IS_ALU_IMP}.

**HOL Definition** (*IS_ALU_IMP_DEF*)

\[ \forall f. \text{IS_ALU_IMP} \, f = \]
\[ (\forall r :: \text{word32}. \forall \text{cin bflag alucon}. \]

\[ \texttt{f} \]
\[\neg \text{IS\_BITOP}\ \text{alucon} \land \]
\[(\text{ALU}\ r\ t\ \text{cin}\ bflag\ \text{alucon} = f\ r\ t\ \text{cin}\ bflag\ \text{alucon}) \lor \]
\[(\text{FST}\ (\text{ALU}\ r\ t\ \text{cin}\ bflag\ \text{alucon}) = \text{FST}\ (f\ r\ t\ \text{cin}\ bflag\ \text{alucon})) \land \]
\[\text{let}\ cond' = \text{SND}\ (f\ r\ t\ \text{cin}\ bflag\ \text{alucon}) \land \]
\[\text{and}\ cond = \text{SND}\ (\text{ALU}\ r\ t\ \text{cin}\ bflag\ \text{alucon})\ \text{in} \]
\[(\text{COND\\_AOUT31}\ cond = \text{COND\\_AOUT31}\ cond') \land \]
\[(\text{COND\\_R0}\ cond = \text{COND\\_R0}\ cond') \land \]
\[(\text{COND\\_R30}\ cond = \text{COND\\_R30}\ cond') \land \]
\[(\text{COND\\_R31}\ cond = \text{COND\\_R31}\ cond') \land \]
\[(\text{COND\\_RM31}\ cond = \text{COND\\_RM31}\ cond') \land \]
\[(\text{COND\\_NZTOP}\ cond = \text{COND\\_NZTOP}\ cond') \land \]
\[(\text{COND\\_ZMID}\ cond = \text{COND\\_ZMID}\ cond') \land \]
\[(\text{COND\\_NZBOT}\ cond = \text{COND\\_NZBOT}\ cond') \land \]

The definition specifies that the function \( f \) should return the same value as \text{ALU} if the operation is non-bitwise, otherwise, all fields except \text{COUTBAR} of its return value should be equal to the corresponding field of \text{ALU}.

\[
\text{let IS\_ALU\_IMP\_DEF = new definition('IS\_ALU\_IMP\_DEF',}
\]
\["IS\_ALU\_IMP\ (f:\ (bool)\ word->(bool)\ word->bool->bool->alu\_op->
\]
\[(bool)\ word\#(bool)\ word) =
\]
\[!r\ t::word32. \!cin\ bflag\ alucon.
\]
\[(()\ (IS\_BITOP\ alucon) \land \]
\[(()\ (\text{ALU}\ r\ t\ \text{cin}\ bflag\ \text{alucon}) = (f\ r\ t\ \text{cin}\ bflag\ \text{alucon})) \land \]
\[(()\ (\text{FST}(\text{ALU}\ r\ t\ \text{cin}\ bflag\ \text{alucon}) = \text{FST}(f\ r\ t\ \text{cin}\ bflag\ \text{alucon})) \land \]
\[\text{let}\ cond' = \text{SND}(f\ r\ t\ \text{cin}\ bflag\ \text{alucon})\ \text{and}
\]
\[\text{cond = SND(\text{ALU}\ r\ t\ \text{cin}\ bflag\ \text{alucon})\ \text{in} \]
\[(()\ (\text{COND\\_AOUT31}\ cond = \text{COND\\_AOUT31}\ cond') \land \]
\[(()\ \text{COND\\_R0}\ cond = \text{COND\\_R0}\ cond') \land \]
\[(()\ \text{COND\\_R30}\ cond = \text{COND\\_R30}\ cond') \land \]
\[(()\ \text{COND\\_R31}\ cond = \text{COND\\_R31}\ cond') \land \]
\[(()\ \text{COND\\_RM31}\ cond = \text{COND\\_RM31}\ cond') \land \]
\[(()\ \text{COND\\_NZTOP12}\ cond = \text{COND\\_NZTOP12}\ cond') \land \]
\[(()\ \text{COND\\_ZMID4}\ cond = \text{COND\\_ZMID4}\ cond') \land \]
\[(()\ \text{COND\\_NZBOT16}\ cond = \text{COND\\_NZBOT16}\ cond') ))))));
\]

4.5.2 \text{ALU\_EQ\_TAC} This tactic solves a goal in one of the following two forms:

1. "\((\text{ALU}\ r\ t\ \text{cin}\ bflag\ \text{alucon}) = (f\ r\ t\ \text{cin}\ bflag\ \text{alucon}) \lor\)
\n\[(()\ (\text{FST}(\text{ALU}\ r\ t\ \text{cin}\ bflag\ \text{alucon}) = \text{FST}(f\ r\ t\ \text{cin}\ bflag\ \text{alucon})) \lor\]
\n\[\text{let}\ cond' = \text{SND}(f\ r\ t\ \text{cin}\ bflag\ \text{alucon})\ \text{and}
\]
\n\[\text{cond = SND(\text{ALU}\ r\ t\ \text{cin}\ bflag\ \text{alucon})\ \text{in} \]
\n\[(()\ (\text{COND\\_AOUT31}\ cond = \text{COND\\_AOUT31}\ cond') \lor \]
\n\[(()\ \text{COND\\_R0}\ cond = \text{COND\\_R0}\ cond') \lor \]
\n\[(()\ \text{COND\\_R30}\ cond = \text{COND\\_R30}\ cond') \lor \]
\n\[(()\ \text{COND\\_R31}\ cond = \text{COND\\_R31}\ cond') \lor \]
\n\[(()\ \text{COND\\_RM31}\ cond = \text{COND\\_RM31}\ cond') \lor \]

\]
(COND_NZTOP12 cond = COND_NZTOP12 cond') /
(COND_ZMID4 cond = COND_ZMID4 cond') /
(COND_NZBOT16 cond = COND_NZBOT16 cond')))

2. "((FST(ALU r t cin bflag alucon) = FST(f r t cin bflag alucon)) /
 (let cond'= SND(f r t cin bflag alucon) and
  cond = SND(ALU r t cin bflag alucon) in
 ((COND_AOUT31 cond = COND_AOUT31 cond') /
 (COND_R0 cond = COND_R0 cond') /
 (COND_R30 cond = COND_R30 cond') /
 (COND_R31 cond = COND_R31 cond') /
 (COND_RK31 cond = COND_RK31 cond') /
 (COND_NZTOP12 cond = COND_NZTOP12 cond') /
 (COND_ZMID4 cond = COND_ZMID4 cond') /
 (COND_NZBOT16 cond = COND_NZBOT16 cond'))))"

where alucon should be a constant representing a specific ALU operation. It checks the goal
to see what operation is being dealt with. It then opens the appropriate theory to fetch the
required theorem(s). For non-bitwise operation, i.e., the goal is in form 1, the first disjunct
will be proved. The theorem fetched should match it. For bitwise operations, the theorems fetched
are α-converted, and the results are substituted into the goal. The applications of projection
operators COND_XXX are reduced. The terms on either sides of the equation should match
each other.

let ALU_EQ_TAC =
  \(asm,gl\).
  let op, [tm1;tmr] = strip_comb gl in
  if (op = "$\$/")
    then \% arith ops \%
    (let args = (snd o strip_comb o snd)(dest_eq tml) in
    let vars = butlast args and alu_op = fst (dest_const(last args)) in
    let thm = GQSPECCL vars (theorem ("ALU_THM_\alu_op") "ALU_EQ_THM") in
    (DISJ1_TAC THEN ACCEPT_TAC thm) (asm, gl))
  else if (op = "$/\") then \% bitwise ops \%
    (let args = (snd o strip_comb o snd o dest_comb o snd)(dest_eq tml) in
    let vars = butlast args and alu_op = fst (dest_const(last args)) in
    let P = "WORDLEN 32:boolean word -> bool" in
    let rbar = "rbar:boolean word" and treg = "treg:boolean word" in
    let thms = map \(\langle\text{GSPECCL vars}
    (RESQ_GENL[\langle rbar,P \rangle; \langle treg,P \rangle] \langle \text{cin:boolean}; \text{bflag:boolean} \rangle
    (\text{theorem ("ALU_THM_\alu_op")})
    (alu_spec_thm'; \alu_imp_thm'): in
    ((\text{SUBST_TAC thms THEN PURE_ONCE_REWRITE_TAC[FST;SN]}\
    THEN CONJ_TAC THENL[REFL_TAC;
    CONV_TAC \let\_conv THEN PURE_ONCE_REWRITE_TAC cond_bit_thms
    THEN REPEAT CONJ_TAC THEN REFL_TAC
    ])(asm, gl))))
else failwith 'ALU_EQ_TAC';;
4.5.3 The final theorem We now prove the final theorem using goal-directed proof technique. We set up the goal \( \neg \text{IS ALU_IMP ALU\_32BIT} \). We first rewrite the goal with the definition of the predicate and get rid of the quantifiers. We then do a case split on the ALU operations \( \text{alucon} \) using the tactic \( \text{STRUCT\_CASES\_TAC} \) with the constructor cases theorem \( \text{alu\_op\_cases} \). The resulting subgoals can be simplified according to whether they are bitwise operation. Using the tactic \( \text{ALU\_EQ\_TAC} \), all subgoals can be solved, the final theorem is returned.

HOL Theorem (EQUIV\_THM)

\[ \vdash \text{IS ALU_IMP ALU\_32BIT} \]

\[
\text{let EQUIV\_THM = prove_thm('EQUIV\_THM', 'IS ALU\_IMP ALU\_32BIT', PURE\_ONCE\_REWRITE\_TAC[IS ALU\_IMP\_DEF] THEN PURE\_ONCE\_REWRITE\_TAC[word32\_def] THEN REPEAT RSQ\_GEN\_TAC THEN REPEAT GEN\_TAC THEN STRUCT\_CASES\_TAC (SPEC "alucon:alu\_op" alu\_op\_cases) THEN REWRITE\_TAC[(definition 'COMMON’ 'IS\_BITOP\_DEF')] THEN ALU\_EQ\_TAC);} \]

5 Benchmark

As the ALU is a realistic hardware design, it is very interesting to examine the magnitude of the proof and the time required to complete it. The benchmark data were obtained by executing the proof on a Sun Sparc Server 10 with 90 Mbytes of physical memory at a time it was not heavily loaded. The time taken to create each theory (RUN TIME), the garbage collection time (GC TIME) and the number of intermediate theorems are listed in Table 3. The total machine time reported by HOL (Run time + GC time) is 3211.2 seconds which is 53.52 minutes. The real elapsed time reported by the operating system is one hour and 26 minutes (1:26:36).

The total number of intermediate theorems is about twice as many as the first level VIPER proof, and is one order of magnitude smaller than the second level VIPER proof. (The figures for these proofs are 230,036 and 7,153,000, respectively.[1] [2]) Some key factors which keep the magnitude of the proof reasonably small and manageable are:

1. choose a suitable model for the data and structure,
2. use general facts wherever possible,
3. use more specific proof strategies.
<table>
<thead>
<tr>
<th>THEORY</th>
<th>RUN TIME</th>
<th>GC TIME</th>
<th>THEOREMS</th>
</tr>
</thead>
<tbody>
<tr>
<td>logic</td>
<td>1.0</td>
<td>0.0</td>
<td>91</td>
</tr>
<tr>
<td>word_widths</td>
<td>21.0</td>
<td>4.9</td>
<td>441</td>
</tr>
<tr>
<td>common</td>
<td>45.3</td>
<td>11.2</td>
<td>8402</td>
</tr>
<tr>
<td>alu</td>
<td>24.7</td>
<td>6.4</td>
<td>744</td>
</tr>
<tr>
<td>alubit</td>
<td>32.2</td>
<td>9.1</td>
<td>1456</td>
</tr>
<tr>
<td>alu_word</td>
<td>39.8</td>
<td>10.6</td>
<td>7819</td>
</tr>
<tr>
<td>alu_arith</td>
<td>188.7</td>
<td>70.6</td>
<td>61494</td>
</tr>
<tr>
<td>alu_add_thm</td>
<td>151.9</td>
<td>95.8</td>
<td>29122</td>
</tr>
<tr>
<td>alu_sub_thm</td>
<td>156.2</td>
<td>99.9</td>
<td>29386</td>
</tr>
<tr>
<td>alu_inc_thm</td>
<td>158.8</td>
<td>88.7</td>
<td>33298</td>
</tr>
<tr>
<td>alu_sl_thm</td>
<td>193.7</td>
<td>132.0</td>
<td>49503</td>
</tr>
<tr>
<td>alu_0_thm</td>
<td>96.8</td>
<td>49.2</td>
<td>23479</td>
</tr>
<tr>
<td>alu_sr_thm</td>
<td>175.1</td>
<td>111.6</td>
<td>47880</td>
</tr>
<tr>
<td>alu_m_thm</td>
<td>98.6</td>
<td>50.9</td>
<td>23776</td>
</tr>
<tr>
<td>alu_com_thm</td>
<td>105.3</td>
<td>54.5</td>
<td>25782</td>
</tr>
<tr>
<td>alu_r_thm</td>
<td>105.2</td>
<td>54.6</td>
<td>25769</td>
</tr>
<tr>
<td>alu_and_thm</td>
<td>113.7</td>
<td>61.8</td>
<td>27816</td>
</tr>
<tr>
<td>alu_rmb_thm</td>
<td>112.4</td>
<td>60.0</td>
<td>27878</td>
</tr>
<tr>
<td>alu_xor_thm</td>
<td>111.1</td>
<td>59.9</td>
<td>27830</td>
</tr>
<tr>
<td>alu_nor_thm</td>
<td>117.7</td>
<td>63.8</td>
<td>29857</td>
</tr>
<tr>
<td>equiv</td>
<td>46.7</td>
<td>19.8</td>
<td>6937</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>2095.9</strong></td>
<td><strong>1115.3</strong></td>
<td><strong>488760</strong></td>
</tr>
</tbody>
</table>

Table 3: Timing results
The primary data objects involved in hardware verification is word. The model used in this project, namely a generic word type and dependent types simulated using restricted quantifiers for specific word sizes, proved very suitable for the problem. The word library provides many general facts about words which can easily be instantiated for specific application. Throughout the proof, more primitive proof procedures, such as instantiation(SPEC) and substitution(SUBST) are used instead of powerful rewriting tools wherever this is practical. This helps to reduce the number of intermediate theorems as well as the run time considerably.

It is very difficult to compare the time with the VIPER verification projects since the machine in which the benchmark is obtained is much more powerful than those in the old projects. However, the key point is that it is practical to verify realistic design of similar magnitude providing a proper infrastructure for reasoning about hardware is developed.

6 Conclusion

This report has shown that a formal machine-assisted proof of the functional equivalence between two levels of the ALU formal model has been completed successfully. This confirms the result of the manual proof carried out previously. Providing that the formal models of the ALU are faithful to the original description in NODEN_HDL, the formal proof verifies that the bit-slice ALU correctly implements the operations described in the specification. By carefully comparing the HOL description with the original NODEN_HDL description, one can be very confident that the formal model is a faithful representation of the ALU design.

The ALU formal model and the proof are based on an assumption that the circuitry is purely combinational, and that the outputs will eventually become stable after the inputs are stable. The models describe only the functional behaviour. Therefore, no time variables have been used.

As has been pointed out by many researchers, there is always a problem in ensuring the accuracy of the formal models in relation to the actual design and the actual device being fabricated. The physical device will never be verified in a mathematical sense. Nevertheless, past experience has confirmed that the process of creating formal models and the subsequent proof of certain properties, such as functional correctness, does help to discover many errors. Therefore, formal verification is not a burden but a real benefit to the designers.

In comparison with the original VIPER verification project, the verification of the ALU is relatively easy. This is because

- the size of the proof is smaller;

- there is now much better support in the HOL system; and
• lessons have been learnt from previous experience of VIPER and other hardware verification projects.

As part of the achievement of the project, the word library was created which provides a better infrastructure for reasoning about words or bit vectors in this project. Future projects involving words will also benefit.

References


A  Notes on proof management and document production

1. All proof script files have been written in a special format which combines
   the ML source and documentation in a master file. A couple of utility
   programs mtangle and mweave convert the master files into ML files and
   \LaTeX\ files, respectively. Figure 7 illustrates this process. Although these
   utility programs have been developed as part of the project, they will be
   very useful to the entire HOL user community at large. This approach is
   inspired by the literate programming method developed by D. Knuth[5].

2. All files are managed using the make utility. They are arranged into several
directories:

   alu —the proof directory which contains all the proof script master files,
   the ML files and the theory files: proof is carried out in this directory.

   doc —the document directory which contains all the \LaTeX\ files: reports
   are produced in this directory.

   web —the utility directory which contains the source and executable of the
   utility programs mtangle and mweave.

   theories —the tagged theory directory which contains files generated us-
   ing the \LaTeX\-hol library. These files contain pretty printed HOL def-
   initions and theorems in \LaTeX\ format. The \LaTeX\ source of all HOL
   definitions and theorems in this report was generated automatically
   using the \LaTeX\-hol library with small amounts of manual editing.

   The dependency of the files are specified in Makefiles in the directory alu
   and doc. The proof is performed by typing the command

   \texttt{make EQUIV.th}

   in the alu directory while the document in PostScript is produced by typing
   the command

   \texttt{make report.ps}

   in the doc directory.

3. The typographical conventions used in this report are as follows:

   • HOL expressions are typeset in math mode with constants set in
     sans serif font, variables set in \textit{italic} font;

   • HOL built-in special constants such as $\land$, $\lor$ and so on, are typeset
     with conventional mathematical symbols;
Figure 7: Processing the proof script master file
ALU Verification

- ML text and identifiers, file names and theory names are typeset in
  typewriter font;
- some sections of the report are produced by including the proof script
  file generated by the utility mweave. Text in these sections are set in
  a smaller size.

B ALU models in NODEN

This appendix lists the original ALU description in NODEN_HDL. This
appeared in the report on the manual proof by Pygott[6]. It is divided into two
parts: the specification and the implementation. They are listed in separate sub-
sections. In fact, the NODEN_HDL specification is based on the ALU function
in HOL in the original VIPER verification (see Appendix C). The notes at the
beginning of the specification can be read in a reverse sense when comparing this
description with the formal models presented in the report.

B.1 ALU specification in NODEN_HDL

The following is a transliteration of the HOL description of the 32-bit ALU (from
Annex A of [6]) into NODEN_HDL. A number of minor changes should be noted.

- The ALU operation codes, which in HOL were 7-bit boolean vectors (such as
  #0011001) have been replaced by an enumerated type alu_op.

- NODEN_HDL doesn't have built-in operators corresponding to HOL's NOT32,
  AND32 and OR32. So equivalent NODEN_HDL functions are defined at the
  start of the description.

- HOL's selector construct (a ⇒ b | c) is replaced either by NODEN_HDL's IF
  statement IF a THEN b ELSE c FI (as in FIND_SR), or by a CASE construct (as
  in BITOP).

- The HOL function ADD32 has been incorporated into the NODEN_HDL func-
  tion ADD32BIT (in the definition of sum33).

- The HOL indexing operation EL is replaced by a NODEN_HDL index, and the
  HOL slice operation SEG by a NODEN_HDL slice. Note that the indices in
  NODEN_HDL are one greater than those in HOL, as HOL indexes structures
  from element 0, whilst NODEN_HDL indexes from 1.

- In BITOP, no definition is required for cout.x, as the don't-care value (?bool)
  can be used in its place.

- The HOL functions GET_AOUT and GET_COUT are redundant. They are
  replaced in NODEN_HDL's ALU by indexing of a.c.
• In ALU, NODEN_HDL doesn’t need to construct a list for conditions.

\[2, 4, 5, 7, 9, 16, 32, 33\]

```
TYPE au_op = NEW word7 ( au_and | au_rmb | au_0 | au_m | au_com |
                au_r | au_sr | au_xor | au_nor | au_sl |
                au_add | au_sub | au_inc
            ).

\*\*\* The ALU in NODEN \*\*\*

FN NOT_32 = (word32: a) \rightarrow word32: [FOR k = 1 TO 32] NOT a[k].
FN OR_32 = (word32: a b) \rightarrow word32: [FOR k = 1 TO 32] OR (a[k],b[k]).
FN AND_32 = (word32: a b) \rightarrow word32: [FOR k = 1 TO 32] AND (a[k],b[k]).

FN FIND_SR = (bool: cin bflag r31) \rightarrow bool: IF cin THEN r31 ELSE bflag FI.

FN ADD32BIT = (word32: rin tin, bool: cin) \rightarrow (word32,bool):
BEGIN LET sum33 = IF cin
    THEN WORD33([(VAL32 rin) + (VAL32 tin)] + 1)
    ELSE WORD33 [(VAL32 rin) + (VAL32 tin)]
    FI,
aout = sum33[1..32],
carry = sum33[33].
OUTPUT (aout, carry)
END.

FN BITOP = (word32: rin tin, bool: bflag r31 cin, au_op: op) \rightarrow (word32,bool):
BEGIN LET tbar = NOT_32 tin,
    rbar = NOT_32 rin,
sr = FIND_SR(cin, bflag r31),
r_xor_t = OR_32 (AND_32(rin, tbar), AND_32(rbar, tin)),
    shift_right = (rin[2..32]) CONC sr.
OUTPUT CASE op OF
    au_and: (AND_32(rin, tin), ?bool),
    au_rmb: (AND_32(rin, tbar), ?bool),
    au_0: ([32]f, ?bool),
    au_m: (tin, ?bool),
    au_com: (tbar, ?bool),
    au_r: (rin, ?bool),
alu_sr: (shift_right, ?bool),
alu_xor: (r_xor_t, ?bool),
alu_nor: (NOT_32(OR_32(rin,tin)), ?bool),
alu_sl: ADD32BIT(rin, rin, cin),
alu_add: ADD32BIT(rin, tin, cin),
alu_sub: ADD32BIT(rin, tbar, cin),
alu_inc: ADD32BIT(rin, [32]f, cin)

END.

FN GET_RM31 = (bool: t31, alu_op: alucon) -> bool:
CASE alucon OF
  alu_sub: NOT t31,
  alu_add: t31
ELSE ?bool
ESAC.

\ Note lower bounds of vectors 1 (not 0) \n
FN ALU = (word32: rbar treg, bool: cin bflag, alu_op: alucon) -> (word32,word9):
BEGIN LET r = NOT_32 rbar,
    t31 = treg[32],
    rm31 = GET_RM31(t31, alucon),
    r0 = r[1],
    r30 = r[31],
    r31 = r[32],
    a_c = BITOP(r, treg, bflag, r31, cin, alucon),
    aout = a_c[1],
    aoutbar = NOT_32 aout,
    coutbar = NOT(a_c[2]),
    aout31 = aout[32],
    nzbot16 = NOT(((aout[1..16]) == ([16]f)),
    zmid4  = ((aout[17..20]) == ([4]f)),
    nztop12 = NOT(((aout[21..32]) == ([12]f)),
    conditions = (aout31, r0, r30, r31, rm31, coutbar,
                 nztop12, zmid4, nzbot16).
    OUTPUT (aoutbar, conditions)
END.
B.2 ALU implementation

This is the description of the ALU as constructed from 4-bit slices used in the 'lower levels' of verification.

\[2, 4, 5, 7, 9, 16, 32\]

```
TYPE alu_op = NEW word7 ( alu_and | alu_rmb | alu_0 | alu_m | alu_com |
                           alu_r | alu_sr | alu_xor | alu_nor | alu_sl |
                           alu_add | alu_sub | alu_inc
                     );

\ **** The ALU in NODEN **** \n
FN NOT_4 = (word4: a) -> word4: [FOR k = 1 TO 4] NOT a[k].
FN OR_4 = (word4: a b) -> word4: [FOR k = 1 TO 4] OR (a[k], b[k]).
FN AND_4 = (word4: a b) -> word4: [FOR k = 1 TO 4] AND (a[k], b[k]).

\ **** BUFFER function **** \n
FN BUFFER_AC = (alu_op: alucon) -> [8]alu_op: \generates 8 buffered copies\n   (alucon, alucon, alucon, alucon, alucon, alucon, alucon, alucon).

\ **** INV_CIN and SRSELECT, combined as a single function INVCIN_SRS **** \n
FN SRSELECT = (bool: cin bflag rt31) -> bool: \srbar\n   IF cin THEN NOT rt31 ELSE NOT bflag FI.

FN INVCIN_SRS = (bool: cin bflag rt31) -> [2]bool:
   (NOT cin, SRSELECT(cin, bflag, rt31)).

\ **** ZERO GATING, combined as ZERO_GATES **** \n
FN ZERO_LS16 = (word4: lszeros mszeros) -> bool: \nz_bot16\n   (NOT (lszeros == (t,t,t,t))).

FN ZERO_MID4 = (word4: lszeros mszeros) -> bool: \z_mid4\n   mszeros[1].
```
\*\*\* LOOK_AHEAD = combined LOOKAHEAD_n functions \*\*\* \\

FN LOOKAHEAD_0 = (bool: c0bar) -> bool:  
\(\text{\texttt{c0}}\) \\
(NOT c0bar).

FN LOOKAHEAD_1 = (bool: c0bar, [2]bool: pb0) -> bool:  
\(\text{\texttt{c1}}\) \\
BEGIN LET p0bar = pb0[1], g0 = pb0[2], p0 = NOT p0bar. 
   LET c0 = NOT c0bar. 
   OUTPUT (g0 OR (p0 AND c0)) 
END.

FN LOOKAHEAD_2 = (bool: c0bar, [2]bool: pb0 pb1) -> bool:  
\(\text{\texttt{c2}}\) \\
BEGIN LET p0bar = pb0[1], g0 = pb0[2], p0 = NOT p0bar. 
   LET p1bar = pb1[1], g1 = pb1[2], p1 = NOT p1bar. 
   LET c0 = NOT c0bar, c1 = g0 OR (p0 AND c0). 
   OUTPUT (g1 OR (p1 AND c1)) 
END.

FN LOOKAHEAD_3 = (bool: c0bar, [2]bool: pb0 pb1 pb2) -> bool:  
\(\text{\texttt{c3}}\) \\
BEGIN LET p0bar = pb0[1], g0 = pb0[2], p0 = NOT p0bar. 
   LET p1bar = pb1[1], g1 = pb1[2], p1 = NOT p1bar. 
   LET p2bar = pb2[1], g2 = pb2[2], p2 = NOT p2bar. 
   LET c0 = NOT c0bar, c1 = g0 OR (p0 AND c0). 
   LET c2 = g1 OR (p1 AND c1). 
   OUTPUT (g2 OR (p2 AND c2)) 
END.

FN LOOKAHEAD_4 = (bool: c0bar, [2]bool: pb0 pb1 pb2 pb3) -> bool:  \(\text{\texttt{\texttt{c4}}}\) \\
BEGIN LET p0bar = pb0[1], g0 = pb0[2], p0 = NOT p0bar. 
   LET p1bar = pb1[1], g1 = pb1[2], p1 = NOT p1bar. 
   LET p2bar = pb2[1], g2 = pb2[2], p2 = NOT p2bar. 
   LET p3bar = pb3[1], g3 = pb3[2], p3 = NOT p3bar.
LET c0 = NOT c0bar, c1 = g0 OR (p0 AND c0).
LET c2 = g1 OR (p1 AND c1).
LET c3 = g2 OR (p2 AND c2).
OUTPUT (NOT (g3 OR (p3 AND c3)))
END.

FN LOOK_AHEAD = (bool: c0bar, [2]bool: pbg0 pbg1 pbg2 pbg3) -> [5]bool:
(LOOKAHEAD_0(c0bar),
 LOOKAHEAD_1(c0bar, pbg0),
 LOOKAHEAD_2(c0bar, pbg0, pbg1),
 LOOKAHEAD_3(c0bar, pbg0, pbg1, pbg2),
 LOOKAHEAD_4(c0bar, pbg0, pbg1, pbg2, pbg3)
).

\ **** A 4-bit slice of the ALU **** \ 

FN ADDER4 = (word4: r m, bool: cin) -> word4:
IF cin
 THEN (WORD5( (VAL4 r) + (VAL4 m) + 1 ))[1..4]
 ELSE (WORD5( (VAL4 r) + (VAL4 m) ))[1..4]
FI.

FN PG4 = (word4: r m) -> (bool, bool): \PBAR and G\ 
BEGIN LET p = OR_4 (r, m).
 LET g = AND_4 (r, m).
 LET p0 = p[1], p1 = p[2], p2 = p[3], p3 = p[4].
 LET g0 = g[1], g1 = g[2], g2 = g[3], g3 = g[4].
 OUTPUT (NOT (p0 AND p1 AND p2 AND p3),
 (g3 OR (p3 AND (g2 OR (p2 AND (g1 OR (p1 AND g0))))))
 )
END.

FN ADD4BIT = (word4: r m, bool: cin) -> (word4, (bool, bool)):
(ADDER4(r, m, cin), PG4(r, m)).

FN FOURBITOP = (word4: r m, bool: sbar cin, alu_op: op) -> (word4, (bool, bool)):
BEGIN LET mbar = NOT_4 m, rbar = NOT_4 r.
LET \( r_0 = x[1] \), \( r_1 = r[2] \).
LET \( r_2 = x[3] \), \( r_3 = r[4] \).

LET \( r_{xor\_m} = OR_4(AND_4(r, mbar), AND_4(rbar, m)) \).
LET \( shift\_right = (r[2..4]) \) CONC (NOT srbar).
LET \( shift\_left = (cin, r_0, r_1, r_2) \).

OUTPUT CASE op OF

  alu_and: (AND_4(r, m), word2), \( \downarrow r \) AND \( m \)
  alu_rmb: (AND_4(r, mbar), word2), \( \downarrow r \) AND NOT \( m \)
  alu_0: (WORD4 0, word2), \( \downarrow \) zero
  alu_m: (m, word2), \( \downarrow m \)
  alu_com: (mbar, word2), \( \downarrow NOT m \)
  alu_r: (r, word2), \( \downarrow r \)
  alu_sr: (shift_right, word2), \( \downarrow SR 1 \)
  alu_xor: (r_{xor\_m}, word2), \( \downarrow r \) XOR \( m \)
  alu_nor: (NOT_4(OR_4(r, m)), word2), \( \downarrow r \) NOR \( m \)
  alu_sl: (shift_left, (NOT(r == (t,t,t), r3)), \( \downarrow SL \)
  alu_add: ADD4BIT(r, m, cin), \( \downarrow r + m \)
  alu_sub: ADD4BIT(r, mbar, cin), \( \downarrow r - m \)
  alu_inc: ADD4BIT(r, (WORD4 0), cin), \( \downarrow r + 1 \)

END.

FN GET_RM31 = (bool: m31, alu_op: op) -> bool:
CASE op OF
  alu_sub: NOT m31,
  alu_add: m31
ELSE ?bool
ESAC.

FN ALU_4BIT = (word4: r4bar t4reg, bool: srbar cin4bit, alu_op: alucon) ->
(word2, word4, bool, bool, bool, bool, bool, bool):
BEGIN LET \( r = NOT_4 r4bar \).
LET aout_pg = FOURBITOP(r, t4reg, srbar, cin4bit, alucon).
LET aout = aout_pg[1].
OUTPUT (aout_pg[2]),
    NOT_4 aout,
(aout == (f,f,f,f)),
GET_RM31(t4reg[4], alucon),
r[1],
r[3],
r[4],
aout[4]
)

END.

\ *** Assembly of four ALU_4BIT's to form an ALU_16BIT *** \\

FN ALU_16BIT = (word16: r16bar t16reg, bool: srbar cin16bar,
    alu_op: aluc0 aluc1 alucn2 alucn3) ->
    (word16,word4,bool,bool,bool,bool,bool,bool,bool):
\ delivers aoutbar, zout, c16outbar, rm31, rt0, rt30, rt31, aout31\nBEGIN LET rb08_03 = r16bar[1..4], rb04_07 = r16bar[5..8].
    LET rb12_15 = r16bar[9..12], rb12_15 = r16bar[13..16].
    LET m00_03 = t16reg[1..4], m04_07 = t16reg[5..8].
    LET m08_11 = t16reg[9..12], m12_15 = t16reg[13..16].
    LET rbar04 = r16bar[5], rbar08 = r16bar[9].
    LET rbar12 = r16bar[13].

MAKE LOOK_AHEAD: lookahead.
    LET c0 = lookahead[1], c1 = lookahead[2].
    LET c2 = lookahead[3], c3 = lookahead[4].
    LET c4bar = lookahead[5].

MAKE ALU_4BIT: alu4_00_03.
    LET pg0 = alu4_00_03[1], aoutbar_0 = alu4_00_03[2].
    LET zout_0 = alu4_00_03[3], rt0 = alu4_00_03[5].

MAKE ALU_4BIT: alu4_04_07.
    LET pg1 = alu4_04_07[1], aoutbar_1 = alu4_04_07[2].
    LET zout_1 = alu4_04_07[3].

MAKE ALU_4BIT: alu4_08_11.
    LET pg2 = alu4_08_11[1], aoutbar_2 = alu4_08_11[2].
    LET zout_2 = alu4_08_11[3].

MAKE ALU_4BIT: alu4_12_15.
    LET pg3 = alu4_12_15[1], aoutbar_3 = alu4_12_15[2].
    LET zout_3 = alu4_12_15[3], rm31 = alu4_12_15[4].


LET  rt30 = alu4_12_15[6],  rt31 = alu4_12_15[7].
LET  aout31 = alu4_12_15[8].

JOIN (cin16bar, pg0, pg1, pg2, pg3)  
    (rb00_03, m00_03, rbar04, c0, alunc0)  
    (rb04_07, m04_07, rbar08, c1, alunc1)  
    (rb08_11, m08_11, rbar12, c2, alunc2)  
    (rb12_15, m12_15, szbar, c3, alunc3)  
    1ookahead,

OUTPUT (((aoutbar_0 CONC aoutbar_1) CONC (aoutbar_2 CONC aoutbar_3)),
    (zout_0, zout_1, zout_2, zout_3),
    c4bar, rm31, rt0, rt30, rt31, aout31)

END.

\ **** Assembly of two ALU_16BIT's to form the ALU **** \n
\ Note order of conditions reversed to agree with spec \nFN ALU_C = (word32: rbar treg, bool: cin bflag, alu_op: alucon)  
    (word32, word9):
\aoutbar, nz bot16, z mid4, nz top12, coutbar, rm31, rt31, rt30, rt0, aout31\nBEGIN LET rb00_15 = rbar[1..16],  rb16_31 = rbar[17..32].
    LET rbar16 = rbar[17].

    LET m00_15 = treg[1..16],  m16_31 = treg[17..32].

MAKE ALU_16BIT: alu00_15 alu16_31.
LET aoutbar_0 = alu00_15[1],  cin_ms = alu00_15[3].
LET 1szeros = alu00_15[2],  rt0 = alu00_15[5].

LET aoutbar_1 = alu16_31[1],  coutbar = alu16_31[3].
LET mszeros = alu16_31[2],  rm31 = alu16_31[4].
LET rt30 = alu16_31[6],  rt31 = alu16_31[7].
LET aout31 = alu16_31[8].

MAKE INVCIN_SRS: cin_sr.
    LET srbar = cin_sr[2],  cinbar = cin_sr[1].

MAKE BUFFER_AC: ac_n.
    LET ac_0 = ac_n[1],  ac_1 = ac_n[2],  ac_2 = ac_n[3].
    LET ac_3 = ac_n[4],  ac_4 = ac_n[5],  ac_5 = ac_n[6].
LET ac_6 = ac_n[7], ac_7 = ac_n[8].

MAKE ZERO_GATES: zero_g.
LET nz_bot16 = zero_g[1], z_mid4 = zero_g[2].
LET nz_top12 = zero_g[3].

JOIN (rh00_15, m00_15, rbar16, cinbar, ac_0, ac_1, ac_2, ac_3)
    -> alu00_15,
    (cb16_31, m16_31, srbar, cin_ms, ac_4, ac_5, ac_6, ac_7)
    -> alu16_31,
(cin, bflag, rt31) -> cin_sr,
    alucon -> ac_n,
(1szeros, mszeros) -> zero_g.

LET aoutbar = (aoutbar_0 CONC aoutbar_1).
OUTPUT (aoutbar, (aout31, rt0, rt30, rt31, rm31, coutbar,
    nz_top12, z_mid4, nz_bot16
    )
    )

END.

C ALU specification in the VIPER project

Listed in this appendix are the HOL definitions of the ALU used at the electronic
block level in the VIPER verification project (see [2]).

new_definition('ADD32_DEF',
"(ADD32:word32#word32#bool->word32) (r,t,cin) =
    (cin => WORD32((VAL32 r) + (VAL32 t) + 1) |
    WORD32((VAL32 r) + (VAL32 t)))");

new_definition('ADD32BIT_DEF',
"(ADD32BIT:word32#word32#bool->word32#bool) (r,t,cin) =
    let sum33 = ADD32(r,t,cin) in
    let aout = WORD32(V(SEG(0,31)(BIT33 sum33))) in
    let carry = EL 32(BIT33 sum33) in (aout,carry)");

new_definition('FIND_SR_DEF',
"(FIND_SR:bool#bool#bool->bool) (cin,bflag,r31) =
    (cin => r31 | bflag)");

new_definition('BITOP_DEF',
"..."
"(BITOP:word32#word32#bool#bool#bool#word7->word32#bool)
(r,t,bflag,r31,cin,op) =
let cout_x = F in
let tbar = NOT32 t in
let rbar = NOT32 r in
let sr = FIND_SR(cin,bflag,r31) in
let r_xor_t = (r AND32 tbar) OR32 (rbar AND32 t) in
let shift_right = WORD32 (V(CONS sr(SEG(1,31)(BITS32 r)))) in
((op = #1101001) => ((r AND32 t),cout_x) |
(oop = #1111001) => ((r AND32 tbar),cout_x) |
(op = #1100000) => (WORD32 0,cout_x) |
(op = #1101000) => (t,cout_x) |
(op = #1111000) => (tbar,cout_x) |
(op = #1110001) => (r,cout_x) |
(op = #1110010) => (shift_right,cout_x) |
(op = #0111001) => (r_xor_t,cout_x) |
(op = #0111100) => (NOT32 (r OR32 t),cout_x) |
(op = #0000101) => ADD32BIT(r,r,cin) |
(op = #0001001) => ADD32BIT(r,t,cin) |
(op = #0011001) => ADD32BIT(r,tbar,cin) |
(op = #0000001) => ADD32BIT(r,WORD32 0,cin) |
ARB))'';

new_definition('GET_RM31_DEF',
"(GET_RM31:bool#word7->bool)(t31,alucon) =
(alucon = #0011001) => NOT t31 |
(alucon = #0001001) => t31 | F");;

new_definition('GET_AOUT_DEF',
"(GET_AOUT:word32#bool->word32)(aout,cout) = aout");;

new_definition('GET_COUT_DEF',
"(GET_COUT:word32#bool->bool)(aout,cout) = cout");;

new_definition('ALU_DEF',
"(ALU:word32#word32#bool#bool#bool#word7->word32#word9)
rbar,treg,cin,bflag,alucon) =
(let r = NOT32 rbar in
let t31 = EL 31 (BITS32 treg) in
let rm31 = GET_RM31(t31,alucon) in
let r0 = EL 0 (BITS32 r) in
let r30 = EL 30 (BITS32 r) in
let r31 = EL 31 (BITS32 r) in
...)"
let a_c = BITOP(r, treg, bflag, r31, cin, alucon) in
let aout = GET_AOUT a_c in
let aoutbar = NOT32 aout in
let coutbar = NOT(GET_COUT a_c) in
let aout31 = EL 31 (BIT32 aout) in
let nzbot16 = NOT((V(SEG(0, 15) (BIT32 aout))) = 0) in
let zmid4 = V(SEG(0, 15) (BIT32 aout)) = 0 in
let ntop12 = NOT((V(SEG(20, 31) (BIT32 aout))) = 0) in
let conditions = WORD9(V(CONS aout31 (CONS r0 (CONS r30 (CONS r31 (CONS rm31 (CONS coutbar (CONS ntop12 (CONS zmid4 (CONS nzbot16 [])))))))))) in
(aoutbar, conditions));
Index

$AND, 14  
$OR, 14  
$XNOR, 14  
_def, 15  

0, 17–21, 23–27, 31, 32, 36, 37, 40–43, 49, 50, 54  
1, 17, 18, 21, 23, 27, 49  
2, 17, 23, 25, 27  
3, 17, 21, 23–25, 27, 52  
4, 15, 17, 20, 23–27, 31, 32, 37, 40–43, 44, 46, 49, 51, 52, 54  
5, 17, 23, 27  
6, 17  
7, 17  
8, 17, 25, 26, 32, 37  
12, 20, 25, 26, 31, 32, 37, 40, 41  
15, 54  
16, 15, 20, 27, 31, 32, 37, 40–42, 54  
20, 20, 31, 37, 40, 41  
24, 37  
28, 37  
30, 20, 31, 40, 41  
31, 27, 40, 41  
32, 15, 18, 19, 36, 40–42, 45, 48, 50, 51, 54  
33, 18  

ACARRY, 43, 47  
ACARRY_EQ_ICARRY, 47  
ADD32, 18, 33, 42, 47, 50, 63  
ADD32_DEF, 18  
ADD32_THM, 42, 47  
ADD32BIT, 18, 19  
ADD32BIT_DEF, 18  
ADD4BIT, 24  
ADD4BIT_DEF, 24  
ADD_WORD_SPLIT, 43  
ADD_WORD_SPLIT, 43  
ADD_WORD_THM, 47  
ADDER4, 23, 24, 42, 43, 46  
ADDER4_DEF, 23  
ALU, 20, 26–29, 31, 33, 41, 48, 54, 55, 63  
alu, 58  
ALU16BIT_CASES_RULE, 31, 34  
ALU32BIT_CASES_RULE, 31  
ALU32BIT_THM, 31, 39, 44, 47, 50–52  
ALU4BIT_CASES_RULE, 31, 33, 34  
alu_0, 29  
alu_0_thm, 58  
ALU_16BIT, 25, 26  
ALU_16BIT_DEF, 25  
ALU_32BIT, 26–29  
ALU_32BIT_DEF, 27  
ALU_32BIT_THM, 38  
ALU_4BIT, 24–26  
ALU_4BIT_DEF, 25  
alu_add, 29, 42, 43  
alu_add_thm, 58  
alu_add_thm.m, 44  
alu_and, 29, 31, 32, 35–38  
alu_and_thm, 58  
alu_arith, 58  
ALU_CASE_RULE, 31  
ALU_CASES_RULE, 32, 39, 44, 50  
alu_com, 29  
alu_com_thm, 58  
ALU_DEF, 19  
ALU_EQ_TAC, 57  
ALU_EQ_THM, 48, 54  
ALU_EQ_THM, 54  
alu_imp_thm, 40  
alu_imp_thm, 40, 43, 48  
alu_inc, 29, 42  
alu_inc_thm, 58  
alu_m, 29  
alu_m_thm, 58  
alu_nor, 29  
alu_nor_thm, 58  
alu_op, 39, 44, 50
logic, 58
LOOKAHEAD, 21
LOOKAHEAD_0_DEF, 22
LOOKAHEAD_1_DEF, 22
LOOKAHEAD_2_DEF, 22
LOOKAHEAD_3_DEF, 22
LOOKAHEAD_4_DEF, 23
LSB, 20, 31
MSB, 18, 20, 31
MSB_DOUBLE, 54

NBWORD, 18, 19, 23–25, 37, 42, 43, 46, 49, 54
NOT, 14–16, 20–24, 27
NOT32, 63
NOT_DEF, 14
NOT_THM1, 14

operands, 40, 45, 51
OR, 14, 22, 23
OR32, 63
OR_DEF, 14
OR_THM1, 14

PBITBOP, 35, 36
PBITBOP_SEG, 36
PBITOB_P, 35
PBITOP, 35
PBITOP_SEG, 35
PBITOP_SEG, 35
PG4, 23, 24, 42
PG4_DEF, 23
PRE, 49
ps4_adder_thm, 46
PWORDLEN, 11, 12, 15, 35–37, 40, 41, 43, 45, 46, 48, 49, 51, 54

rands, 40

sans serif, 61
SEG, 12, 18, 20, 21, 23, 25, 26, 31, 32, 35–37, 40–43, 45, 49–52, 54, 63
SEG_SEG, 35
SEG_WORD_LENGTH, 36
SHL, 24, 49, 52, 54
SHL_DEF, 49
SHL_SEG_NF, 49
shl_thms, 52
SHR, 19, 24
simp_bitop, 35, 38, 40
SND, 24–26, 49, 52, 54, 55
SPEC, 59
SRSELECT, 20, 27
SRSELECT_DEF, 20
STRUCT_Cases_TAC, 57
SUBST, 59
SUC, 43

T, 11, 15, 16, 19–21, 24, 25, 28, 31, 37, 41
thm2, 47
thm3, 47
tm, 40

WAND, 19, 23, 24, 31, 32, 35–37, 40, 41
WCAT, 12, 26, 27, 31, 32, 36, 43, 45, 49
WCAT_SEG_SEG, 36
WCAT_SEG_SEG, 36
WNOT, 11, 19, 20, 24, 25, 31, 32, 35–37, 40–43, 45, 50–52, 54
WOR, 19, 23, 24
wor32_def, 15
WORD, 20, 21, 24, 26, 27, 31, 37, 40, 41, 49

word, 15
word, 15
word16, 15, 25
word16_def, 15
word32, 12, 15, 18, 19, 27, 33, 54
word4, 15, 23–25
word4_def, 15
word4_seg_thms, 45, 51
word_widths, 58
<table>
<thead>
<tr>
<th>ALU Verification</th>
</tr>
</thead>
<tbody>
<tr>
<td>WORDLEN, 49</td>
</tr>
<tr>
<td>W_SPLIT, 27</td>
</tr>
<tr>
<td>WXOR, 19, 24</td>
</tr>
<tr>
<td>XNOR, 14</td>
</tr>
<tr>
<td>XNOR_DEF, 14</td>
</tr>
<tr>
<td>XNOR_THM1, 14</td>
</tr>
<tr>
<td>XOR, 14</td>
</tr>
<tr>
<td>XOR_DEF, 14</td>
</tr>
<tr>
<td>XOR_THM1, 14</td>
</tr>
</tbody>
</table>