

3 Semantics of Programming Languages (pes20)

Consider the following syntax of an assembly language. It is similar to RV32 except that each memory location holds a 32-bit word, from a set $\mathbf{u32} = \{0, \dots, 2^{32} - 1\}$. It has instructions to load, store, add, branch-on-equal, and jump-and-link.

register_name, *r*, *rd*, *rs*, *rs_a*, *rs_d* ::= **x1** | **x2** | **x3**
instruction, *i* ::= **lw** *rd*, *rs₁*, *imm* | **sw** *rs_a*, *rs_d*, *imm* | **addi** *rd*, *rs₁*, *imm* | **beq** *rs₁*, *rs₂*, *imm*
| **jalt** *rd*, *rs₁*, *imm*

A machine state is a tuple $\langle pc, R, M \rangle$ of a PC value $pc \in \mathbf{u32}$, a register state $R : \text{register_name} \rightarrow \mathbf{u32}$, and a partial memory state $M : \mathbf{u32} \rightarrow \mathbf{u32}$, not necessarily defined for the whole address space. Assume there is a partial function $\text{decode} : \mathbf{u32} \rightarrow \text{instruction}$, then the semantics of the load instruction can be defined by:

$$\frac{\begin{array}{l} M(pc) \text{ defined} \\ \text{decode}(M(pc)) = \text{lw } rd, rs_1, imm \\ n = R(rs_1) + imm \\ M(n) \text{ defined} \\ M(n) = n' \end{array}}{\langle pc, R, M \rangle \rightarrow \langle pc + 1, R + \{rd \mapsto n'\}, M \rangle} \text{ LW}$$

- (a) Give operational semantics rules for the other instructions. Comment briefly on any choices you had to make. [8 marks]

From now on, consider just the load, store, and add instructions. We want to impose a type discipline that distinguishes between integer and pointer values, both in registers and in memory, with types T that are either **uint** for integer values, or T^* for pointers to values of type T . Suppose that no pointer arithmetic is allowed. Let Γ range over finite partial functions from register names and addresses to types.

- (b) Define a judgement $\Gamma \vdash \langle R, M \rangle$ that checks that the register state R and memory state M are consistent with Γ , with every pointer-typed value being dereferenceable with a value of the appropriate type. Explain your definition briefly. [4 marks]
- (c) Define a typing judgement $\Gamma \vdash i \dashv \Gamma'$ for instructions i where Γ is the type environment before i executes and Γ' is the type environment that can be assumed by the following instruction. Explain your definition briefly.

Your definition should be sound with respect to the operational semantics: if $\Gamma \vdash i \dashv \Gamma'$, assuming $\Gamma \vdash \langle R, M \rangle$ for some Γ before the instruction executes, with $M(pc)$ defined and $\text{decode}(M(pc)) = i$, then (1) there should exist some transition $\langle pc, R, M \rangle \rightarrow \langle pc', R', M' \rangle$, and (2) for any such transition, $\Gamma' \vdash \langle R', M' \rangle$. You should **not** prove this. [8 marks]