



**COMPUTER SCIENCE TRIPOS Part IB – 2017 – Paper 5**

**1 Computer Design (SWM)**


- (a) Write one or more lines of SystemVerilog that correspond to a complete module for each of the following circuits. Aim for simplicity and explain any subtleties of your implementation.



[4 marks]



[4 marks]



[4 marks]

- (b) Consider the following SystemVerilog module:

```

module gcd(
    input logic clk,
    input logic rst,
    input logic start,
    input logic [15:0] Ain,
    input logic [15:0] Bin,
    output logic [15:0] answer,
    output logic done
);

logic [15:0] a, b;
always_ff @(posedge clk or posedge rst)
    if(rst)
        begin
            a <= 0;
            b <= 0;
            answer <= 0;
            done <= 0;
        end
    else
        if(start)
            begin
                a <= Ain;
                b <= Bin;
                done <= 1'b0;
            end
        else if(b==0)
            begin
                answer <= a;
                done <= 1'b1;
            end
        else if(a>b)
            a <= a-b;
        else
            b <= b-a;
    endmodule

```

- (i) For inputs **Ain**=21 and **Bin**=15, complete the following state transition table  
 (where X means undefined or unknown values): [6 marks]

input			current state		next state			
Ain	Bin	start	a	b	a'	b'	done'	answer'
21	15	1	X	X	21	15	0	X
21	15	0	21	15				

- (ii) What values of **Ain** and **Bin** will cause the module to fail to terminate (i.e.  
**done** will never go high)? [2 marks]