

2010 Paper 9 Question 13

Specification and Verification II

REG is a unit-delay register initialising to some unknown value, the combinational devices TEST and STEP compute the functions `test` (which returns a Boolean) and `step`, respectively, and MUX is a multiplexer. These are specified by:

$$\begin{aligned}\text{REG}(in, out) &= \forall t. out(t+1) = in\ t \\ \text{TEST}(in, out) &= \forall t. out\ t = \text{test}(in\ t) \\ \text{STEP}(in, out) &= \forall t. out\ t = \text{step}(in\ t) \\ \text{MUX}(select, in_1, in_2, out) &= \forall t. out\ t = \text{if } select\ t \text{ then } in_1\ t \text{ else } in_2\ t\end{aligned}$$

These components can be used to design a device, INIT, that attempts to initialise to an output value satisfying `test` by applying `step` zero or more times to the initial value of REG (i.e. the value output at time 0) until `test` yields `r`. INIT indicates that initialisation has succeeded by outputting `r` on the output line `done`; it simultaneously outputs the value found by repeatedly applying `step` on the output line `out`. Formally, INIT is specified by two properties:

$$\begin{aligned}\text{INIT}(done, out) &\Rightarrow \forall t. done\ t = \text{test}(out\ t) \\ \text{INIT}(done, out) &\Rightarrow \forall t. out(t+1) = \text{if } done\ t \text{ then } out\ t \text{ else } \text{step}(out\ t)\end{aligned}$$

- (a) Give a design for INIT in the form of a circuit diagram using REG, TEST, STEP and MUX. [6 marks]
- (b) Carefully explain why your design meets its specification. [4 marks]
- (c) Write down a formal model of your design. [4 marks]
- (d) Outline how you could prove that your design meets its specification (you need not give a detailed proof, but you should provide evidence that you know how to produce such a proof, and what the main steps would be). [6 marks]