

2000 Paper 7 Question 9

Specification and Verification II

Define a predicate *Rise* such that *Rise clk t* is true if and only if there is a rising edge on *clk* at time *t*. [2 marks]

Consider the following definition of the behaviour of a register in higher order logic:

```
DFF(q, d, clk, ce, ar, spare) =  
(q 0 = F) ∧  
∀t.  
  (if Rise clk t ∨ Rise ar t  
   then (if ar(t+1)  
         then q(t+1) = F  
         else (if ce(t+1) then q(t+1) = d t else q(t+1) = q t))  
   else q(t+1) = q t)
```

Describe in detail the behaviour of *DFF(q, d, clk, ce, ar, spare)*. [6 marks]

Describe how circuit structures can be represented in logic. Explain how internal lines are modelled. [6 marks]

Consider a device *D(q, d, clk)* with inputs *clk* and *d* and output *q* that is implemented using a DFF by connecting the *ce* line to power and the *ar* line to ground. Draw a diagram of this circuit and write down the corresponding logical formula. Derive a simplified formula for *D(q, d, clk)*. [6 marks]