Example of Unsynthesisable Verilog

 

     module setclear(set, clear, q);

            input set, clear; output q;
            reg q;
          
            always @(posedge set) q = 1;

            always @(posedge clear) q = 0;


     endmodule