We move away from the RTL style of a single event control statement at the head of the process loop.
always @(posedge clk) begin v = 0; if (a) begin v = 1; r = 25; end if (v) s = t >> 1; s = s << 1 | v[0]; end