

## IA – Digital Electronics


## Examples Paper





2. Use Boolean algebra to prove the following identities:

 $a.b.c + a.b.\overline{c} = a.b$   $a.(\overline{a} + b) = a.b$   $a.b + \overline{a}.c = (a + c).(\overline{a} + b)$ (a + c).(a + d).(b + c).(b + d) = a.b + c.d 3. The following circuit does not make efficient use of logic gates. Write a Boolean expression for *z*, and hence show how *z* can be realised more efficiently.



4. A logic 'voter' circuit has 4 inputs *a*, *b*, *c*, *d* and one output *v*. The output is to be logic 1 if any 3 or all 4 inputs are at logic 1. Design a circuit using AND and OR gates to satisfy this requirement.

5. Devise circuits to solve question 4 if

(a) NAND gates only;(b) NOR gates only are to be used.

6. Using a Karnaugh map, write simplified sum of products expressions for f and  $\bar{f}$  where,

$$f = \overline{a}.d + b.\overline{c} + \overline{a}.b.\overline{c}.d$$

and  $a.\overline{b}.c.\overline{d}$  is a don't care state.

7. A three variable function is given by:

$$f = a.b.\overline{c} + a.b.c + a.b.c$$

Find the simplest sum of products form for f using a Karnaugh map. Express f using:

- (a) NAND gates only;
- (b) NOR gates only. (Hint: try mapping  $\overline{f}$  for fewest gates)
- 8. The function *f* in question 7 can be written in the form:

$$f = 100 + 101 + 111 = \sum (4,5,7)$$

Find the simplified sum of products and product of sums forms for the four variable function *g* where:


$$g = \sum(5,6,7,8)$$

and terms 10 to 15 inclusive are don't care states. Take *abcd* to be the four variables, with *a* the most significant.

9. The months of the year are coded in binary with January represented by  $A_3$ ,  $A_2$ ,  $A_1$ ,  $A_0 = (0001)$  and December by (1100). Find a simplified sum of products expression in terms of  $A_3$ ,  $A_2$ ,  $A_1$ ,  $A_0$  for the months without an r in their name.

Show that a simpler expression is obtained by changing the coding so January is represented by (0000) and December by (1011).

10. Each gate in the following circuit has a propagation delay of  $\tau$  seconds.



(a) Draw a timing diagram showing the output of each gate for a = b = 0; and *c* initially 0, switching to 1 for a time *t* ( $t \gg \tau$ ), and then returning to 0. Hence show that a static hazard exists. Is it a static 1 or static 0 hazard?

(b) Write down a product of sums expression for z from the circuit and use de Morgan's theorem to obtain a sum of products expression for  $\overline{z}$ .

(c) Draw a Karnaugh map for  $\overline{z}$  and thus show how the hazard can be removed by adding one more OR gate to the circuit.

11. Write out the following hexadecimal sequence in binary (4-bit words).

Observe that only one bit changes at each step along the sequence. Show how this unit-distance sequence can be represented as a path around a 4 by 4 Karnaugh map.

12. A logic circuit has 4 inputs and 4 outputs. The four inputs  $A_1, A_0$  and  $B_1, B_0$  represent two unsigned 2-bit numbers. The outputs are the four bits of the product of the input numbers.

Express the logic functions for each term  $P_3$ ,  $P_2$ ,  $P_1$ ,  $P_0$  in the product on a Karnaugh map of the four input variables.

Hence design a multiplier circuit using 4-input NAND and inverter gates only.

13. A 4 variable expression g has minterms  $\sum (0,1,2,5,6,7,8,9,10,14)$ . Take *ABCD* to be the four input variables, with A the most significant bit. Use the Quine-McCluskey (Q-M) method to yield a simplified expression in the sum of products (SOP) form.

14. The input to the first stage of a five-stage shift register is obtained from the exclusive-OR function of the outputs of the 3rd and 5th stages. Consider at the start that all 5 stages have a 1 output that shifts to the right on the application of each clock pulse. What is the output sequence expressed as a decimal number, taking the right (5th) stage as the least significant bit? After how many clock pulses does it repeat?

What happens if all 5 stages have 0 set on them at the start?

15. The six states of a divide-by-six counter using 3 D-Type FFs are given in the following table and use the natural binary count. Determine the next state logic for the 3 FF inputs.

FF outputs				
С	В	Α		
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		

16. Design a divide-by-four synchronous counter that will count up (natural binary, i.e., 00, 01, 10, 11, etc.) when an input Z = 0, and that will count down (natural binary) when Z = 1. Use two D-type FFs.

17. (a) Draw the state diagram only (Moore form) for a system with a single input *Y*, connected to a line carrying serial digital data on which it is desired to detect a sequence Y = 0010. The sequence 00100010 should give an output twice at the instants underlined.

(b) Write down the state table for the state diagram in part (a). Now apply row matching to remove a redundant state. What problem arises in the state table if you do so?

(c) Show how the problem present in the state diagram in part (b) can be overcome by representing the corresponding state diagram in a Mealy form.

18. Gray codes have a sequence where only one bit changes at any one time. A two-bit Gray code is 00, 01, 11, 10, 00, ..... Design a machine using D-Type FFs to generate this Gray code sequence.

19. Use the two-bit Gray code machine you designed in question 18 as the basis for generating the traffic light sequence, Red, Red and Amber, Green, Amber, Red, .....

Current State	Ne Sta X=0	ate	Outp X=0	out (Z) X=1_
A BC DE F G	A CA EA GA	вррег		0 0 1 1 1

20. Eliminate the redundant states from the following state table using the Row Matching approach


21. Eliminate the redundant states from the following state table using the State Equivalence/Implication Table approach

	Next			
Current	State		Output (Z) X=0 X=1	
State	X=0	X=1	X=Ö	X=1
S <sub>0</sub>	S <sub>3</sub>	S <sub>3</sub>	1	1
Տ <sub>0</sub> Տ <sub>1</sub> Տ <sub>2</sub> Տ <sub>3</sub>	$S_3$ $S_2$ $S_1$	$S_3$ $S_2$ $S_1$	1	0
$S_2$	S₁	$S_1$	1	1
$S_3^-$	S <sub>0</sub>	$S_2^{\dagger}$	1	0

22. Eliminate the redundant states from the following state table using the State Equivalence/Implication Table approach


Current		Nex Stat			Output
					(7)
State	XY= 00	01	10	11	(∠)
S <sub>0</sub>	S <sub>0</sub>	$S_1$	$S_2$	$S_3$	1
S₁	S <sub>0</sub>	$S_3$	$S_1$	$S_5$	0
$S_2$	S <sub>1</sub>	$S_3$	$S_2$	$S_4^3$	1
S <sub>0</sub> S <sub>1</sub> S <sub>2</sub> S <sub>3</sub> S <sub>4</sub> S <sub>5</sub> S <sub>6</sub>	S <sub>1</sub>	$\tilde{S_0}$	$S_4^-$	$S_5$	0
$S_4$	S <sub>0</sub>	$S_1$	$S_2$	$S_5$	1
S <sub>5</sub>	S <sub>1</sub>	$S_4$	$S_0^-$	$\tilde{S_5}$	0
$S_6$	S <sub>4</sub>	$S_1$	$S_2$	<b>S</b> <sub>3</sub>	1

23. For the following circuit:



(a) What is the current through the  $1\Omega$  resistor?

- (b) What is voltage  $V_1$ ?
- (c) What power is dissipated in each of the  $4\Omega$  resistors?
- 24. For the following circuit:



- (a) What is the current flowing through the  $20\Omega$  resistor?
- (b) Find the voltage at nodes B, C, and D with respect to node A, i.e.,  $V_{AB}, \ V_{AC}$  and  $V_{AD}$  .

25. The n-MOS FET with the characteristics shown in Fig. 1(b) is used to implement the inverter circuit shown in Fig. 1(a).

- (a) Draw a load line (i.e., resistor characteristic) on Fig. 1(b) and determine the output voltage  $V_0$ , corresponding to input voltages  $V_i$ , of 0V and 10V.
- (b) Calculate the power dissipated in the  $500\Omega$  resistor and the transistor for each input voltage.




Figure 1:

26. (a) Explain the terms architecture and microarchitecture when applied to a processor.

(b) Show how the microarchitecture of a simple single cycle processor can be modified to permit data memory access.

(c) Show how the microarchitecture of a simple cycle processor can be modified to permit branching.

(d) What are the main advantages of a multicycle processor over a single cycle processor?

(e) How does a pipelined processor improve performance compared to a multicycle processor?

I. J. Wassell

Sep. 2022