

Dr. I. J. Wassell

Digital Electronics

Introduction

Aims

- · To familiarise students with
 - Combinational logic circuits
 - Sequential logic circuits
 - How digital logic gates are built using transistors
 - Simple processor architectures
 - Design and build of digital logic systems



Objectives

- At the end of the course you should
 - Be able to design and construct simple digital electronic systems
 - Be able to understand and apply Boolean logic and algebra – a core competence in Computer Science
 - Be able to understand and build state machines



Simulation Software

- There are a number of packages available that enable simulation of digital electronic circuits using a graphical interface e.g.,
 - National Instruments (NI) Multisim
 - Yenka Electronics (Technology Package)
- The former is much more powerful (and expensive), but the latter is relatively straightforward to use and is free to use (except between 8.30 and 15.00)
- Also note that if you download Yenka, you can use the lab. activation key to unlock it



The Bigger Picture

- As you may be aware, probably the most significant application of digital logic is to implement *microprocessors* and microprocessor based computer systems.
- However, digital logic is also employed to build a wide variety of *other* electronic systems that are not microprocessor based.



Abstraction

- Abstraction, i.e., hiding details when they are not important.
- Indeed a system can be viewed from many different levels of abstraction.
- For example, for an electronic computing system, we can consider levels of abstraction from pure physics (electrons) at the bottom level through to application software (programs) at the top level.
- In this course we will primarily be considering *Devices*, *Digital Circuits* and *Logic Elements* levels of abstraction.

Application	Programs – Application software uses facilities
Software	provided by OS to solve a problem for the user
Operating Systems	Device drivers – Handles low-level details such as accessing a hard drive or managing memory
Architecture	Instructions, Registers – e.g., Intel-IA32 defined by a set of instructions and registers
Microarchitecture	Data paths, Controllers – Combines logic elements to execute instructions defined by the architecture
Logic Elements	Adders, Memories, etc. – Complex structures put together from digital circuits
Digital Circuits	Gates, e.g., AND, NOT – Devices assembled to create 'digital' components
Devices	Transistors – well defined I/V characteristics between input/output terminals
Physics	Electrons – quantum mechanics, Maxwell's equations

Abstraction

- So the point is that you can browse the web without any regard quantum theory or the organisation of memory in the computer.
- That said, when working at a particular level of abstraction, it is good to know something about the levels of abstraction immediately above and below where you are working, e.g.,
 - A device designer needs to understand the circuits in which it will be used,
 - Code cannot be optimised without understanding the architecture for which it is being written.

Microprocessor

- Defined by its architecture and microarchitecture
- The *architecture* is defined by its instruction set and registers
- The *microarchitecture* is the specific arrangement of registers, arithmetic logic units (ALUs), controllers, multiplexers, memories and other logic blocks needed to implement a particular architecture.
- Note that a particular architecture may be implemented by many different microarchitectures, each having different trade-offs of performance, complexity and cost.





































Boolean Algebra - Examples

Show $a.(\overline{a}+b) = a.b$ $a.(\overline{a}+b) = a.\overline{a} + a.b = 0 + a.b = a.b$ Show $a+(\overline{a}.b) = a+b$

 $a + (\overline{a}.b) = (a + \overline{a}).(a + b) = 1.(a + b) = a + b$



Boolean Algebra - Example

Simplify

 $\begin{array}{l} x.y + \overline{y}.z + x.z + x.y.z \\ x.y.z + x.y.\overline{z} + x.\overline{y}.z + \overline{x}.\overline{y}.z + x.y.z + x.\overline{y}.z + x.y.z \\ x.y.z + x.y.\overline{z} + x.\overline{y}.z + \overline{x}.\overline{y}.z \\ x.y.(z + \overline{z}) + \overline{y}.z.(x + \overline{x}) \\ x.y.1 + \overline{y}.z.1 \\ x.y + \overline{y}.z \end{array}$



Boolean Algebra - Example

Using consensus theorem



Eliminating consensus terms gives

 $\bar{a}.\bar{b}+a.c+b.\bar{c}$







DeMorgan's Examples

• Simplify
$$(a.b.(c+\overline{b.d})+\overline{a.b}).c.d$$

= $(a.b.(c+\overline{b}+\overline{d})+\overline{a}+\overline{b}).c.d$ (De Morgan)
= $(a.b.c+a.b.\overline{b}+a.b.\overline{d}+\overline{a}+\overline{b}).c.d$ (distribute)
= $(a.b.c+a.b.\overline{d}+\overline{a}+\overline{b}).c.d$ ($a.b.\overline{b}=0$)
= $a.b.c.d+a.b.\overline{d}.c.d+\overline{a}.c.d+\overline{b}.c.d$ (distribute)
= $a.b.c.d+\overline{a}.c.d+\overline{b}.c.d$ ($a.b.\overline{d}.c.d=0$)
= $(a.b+\overline{a}+\overline{b}).c.d$ (distribute)
= $(a.b+\overline{a}+\overline{b}).c.d$ (DeMorgan)
= $c.d$ ($a.b+\overline{a.b}=1$)











Digital Electronics: Combinational Logic

Logic Minimisation

Introduction

- Any Boolean function can be implemented directly using combinational logic (gates)
- However, simplifying the Boolean function will enable the number of gates required to be reduced. Techniques available include:
 - Algebraic manipulation (as seen in examples)
 - Karnaugh (K) mapping (a visual approach)
 - Tabular approaches (usually implemented by computer, e.g., Quine-McCluskey)
- K mapping is the preferred technique for up to about 5 variables





Maxterms

- A maxterm of *n* Boolean variables is the disjunction (ORing) of all the variables either in complemented or uncomplemented form.
 - Referring back to the truth table for *f*, we can write,

$$\overline{f} = x.\overline{y}.\overline{z} + x.\overline{y}.z + x.y.\overline{z}$$

Applying De Morgan (and complementing) gives

$$f = (\overline{x} + y + z).(\overline{x} + y + \overline{z}).(\overline{x} + \overline{y} + z)$$

So it can be seen that the maxterms of f are effectively the minterms of \bar{f} with each variable complemented



Logic Simplification

 As we have seen previously, Boolean algebra can be used to simplify logical expressions. This results in easier implementation

Note: The DNF and CNF forms are not simplified.

 However, it is often easier to use a technique known as Karnaugh mapping























Don't Care Conditions

- Sometimes we do not care about the output value of a combinational logic circuit, i.e., if certain input combinations can never occur, then these are known as *don't care conditions*.
- In any simplification they may be treated as 0 or 1, depending upon which gives the simplest result.
 - For example, in a K-map they are entered as Xs







Tabular Simplification

- Except in special cases or for sparse truth tables, the K-map method is not practical beyond 6 variables
- A systematic approach known as the *Quine-McCluskey (Q-M) Method* finds the minimised representation of any Boolean expression
- It is a tabular method that ensures all the prime implicants are found and can be automated for use on a computer



Q-M Method

- The first step is to list all the minterms and don't cares in terms of their minterm indices represented as a binary number
 - Note the entries are grouped according to the number of 1s in the binary representation
 - The 1st column contains the minterms
 - After applying the method, the 2nd column will contain 3 variable terms. Similarly for subsequent columns.


Q-M Method – Uniting Theorem

- Compare elements in the 1st group (no 1s) with all elements in the 2nd group. If they differ by a single bit, it means the terms are adjacent (think K-map)
- Adjacent terms are placed in the 2nd column with the single bit that differs replaced by a dash (-). Terms in the 1st column that contribute to a term in the second are *ticked*, i.e., they are *not* prime implicants.
- Now repeat for the groups in the 2nd column
- As before groups must differ only by a single bit but they must also have a – in the same position
- Groups in 2nd column that do not contribute to the 3rd column are marked with an asterix (*), i.e., they are prime implicants



















Digital Electronics: Combinational Logic

Binary Adders

Introduction

- We will now look at how binary addition may be implemented using combinational logic circuits. We will consider:
 - Half adder
 - Full adder
 - Ripple carry adder





























Fast Carry Generation

So for example to generate c₄, i.e., i = 0, c₄ = g₃ + p₃.(g₂ + p₂.(g₁ + p₁.g₀)) + p₃.p₂.p₁.p₀.c₀ c₄ = G + Pc₀ where, G = g₃ + p₃.(g₂ + p₂.(g₁ + p₁.g₀)) P = p₃.p₂.p₁.p₀
See it is quick to evaluate this function

Fast Carry Generation

- We could generate all the carrys within an adder block using the previous equations
- However, in order to reduce complexity, a suitable approach is to implement say 4-bit adder blocks with only c_4 generated using fast generation.
 - This is used as the carry-in to the next 4-bit adder block
 - Within each 4-bit adder block, conventional RCA is used





Digital Electronics: Combinational Logic

Multilevel Logic and Hazards

Multilevel Logic

- We have seen previously how we can minimise Boolean expressions to yield so called '2-level' logic implementations, i.e., SOP (ANDed terms ORed together) or POS (ORed terms ANDed together)
- Note also we have also seen an example of 'multilevel' logic, i.e., full adders cascaded to form a ripple carry adder – see we have more than 2 gates in cascade in the carry chain



- Why use multilevel logic?
 - Commercially available logic gates usually only available with a restricted number of inputs, typically, 2 or 3.
 - System composition from sub-systems reduces design complexity, e.g., a ripple adder made from full adders
 - Allows Boolean optimisation across multiple outputs, e.g., common sub-expression elimination



Common Expression Elimination

Consider the following minimised SOP expression:

z = a.d.f + a.e.f + b.d.f + b.e.f + c.d.f + c.e.f + g

- Requires:
 - Six, 3 input AND gates, one 7-input OR gate – total 7 gates, 2-levels
 - 19 literals (the total number of times all variables appear)



Gate Propagation Delay

- So, multilevel logic can produce reductions in implementation complexity. What is the downside?
- We need to remember that the logic gates are implemented using electronic components (essentially transistors) which have a finite switching speed.
- Consequently, there will be a finite delay before the output of a gate responds to a change in its inputs *propagation delay*



Gate Propagation Delay

- As well as slowing down the operation of combinational logic circuits, gate delay can also give rise to so called '*Hazards*' at the output
- These *Hazards* manifest themselves as unwanted brief logic level changes (or *glitches*) at the output in response to changing inputs
- We will now describe how we can address these problems



















Digital Electronics: Combinational Logic

Beyond Simple Logic Gates

Multiplexor

Multiplexor (Mux)/selector – chooses

 of many inputs to steer to its single
 output under the direction of control
 inputs, e.g., if the input to a circuit can
 come from several places a Mux is one
 way to funnel the multiple sources
 selectively to the single ouput.





















Even More Ways to Implement Combinational Logic

- We have seen how combinational logic can be implemented using logic gates (e.g., AND, OR), Mux and Demux.
- However, it is also possible to generate combinational logic functions using memory devices, e.g., Read Only Memories (ROMs)

ROM Overview

- A ROM is a data storage device:
 - Usually written into once (either at manufacture or using a programmer)
 - Read at will
 - Essentially is a look-up table, where a group of input lines (say n) is used to specify the address of locations holding m-bit data words
 - For example, if n = 4, then the ROM has $2^4 = 16$ possible locations. If m = 4, then each location can store a 4-bit word
 - So, the total number of bits stored is $m \times 2^n$, i.e., 64 in the example (very small!) ROM













Memory Application

- Memory devices are often used in computer systems
- The central processing unit (CPU) often makes use of busses (a bunch of wires in parallel) to access external memory devices
- The *address bus* is used to specify the memory location that is being read or written and the data bus conveys the data too and from that location
- So, more than one memory device will often be connected to the same data bus

Bus Contention

- In this case, if the output from the data pin of one memory was a 0 and the output from the corresponding data pin of another memory was a 1, the data on that line of the data bus would be invalid
- So, how do we arrange for the data from multiple memories to be connected to the same bus wires?




Control Signals

- We have already seen that the memory devices have an additional control input (OE) that determines whether the output buffers are enabled.
- Other control inputs are also provided:
 - Write enable (WE). Determines whether data is written or read (clearly not needed on a ROM)
 - Chip select (CS) determines if the chip is activated
- Note that these signals can be active low, depending upon the particular device



Digital Electronics: Sequential Logic

Introduction, Latches and Flip-Flops

Introduction

- The logic circuits discussed previously are known as *combinational*, in that the output depends only on the condition of the latest inputs
- However, we will now introduce a type of logic where the output depends not only on the latest inputs, but also on the condition of earlier inputs. These circuits are known as *sequential*, and implicitly they contain *memory* elements



- A memory stores data usually one bit per element
- A snapshot of the memory is called the *state*
- A one bit memory is often called a *bistable*, i.e., it has 2 stable internal states
- *Flip-flops* and *latches* are particular implementations of bistables















RS Latch – State Diagram		
$\begin{array}{c ccc} Q & S & R & Q' \\ \hline 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 \\ 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$	comment hold reset set illegal hold reset set illegal	Q = 0 Q' = 0 From the table we can see: $\overline{S}.\overline{R} + \overline{S}.R + S.R =$ $\overline{S}.(\overline{R} + R) + S.R = \overline{S} + S.R =$ $(\overline{S} + S).(\overline{S} + R) = \overline{S} + R$ Q = 1 Q' = 1 From the table we can see: $\overline{S}.\overline{R} + S.\overline{R} = \overline{R}.(\overline{S} + S) =$ \overline{R}







Clocks and Synchronous Circuits

- The Clock: What is it and what is it for?
 - Typically it is a square wave signal at a particular frequency
 - It imposes order on the state changes
 - Allows lots of states to appear to update simultaneously
- How can we modify an asynchronous circuit to act synchronously, i.e., in synchronism with a clock signal?



- We now modify the RS Latch such that its output state is only permitted to change when a valid enable signal (which could be the system clock) is present
- This is achieved by introducing a couple of AND gates in cascade with the R and S inputs that are controlled by an additional input known as the *enable* (EN) input.





Master-Slave Flip-Flops

- The transparent D latch is so called '*level*' triggered. We can see it exhibits transparent behaviour if *EN*=1. It is often more simple to design sequential circuits if the outputs change only on the either rising (positive going) or falling (negative going) '*edges*' of the clock (i.e., enable) signal
- We can achieve this kind of operation by combining 2 transparent D latches in a so called *Master-Slave* configuration







Other Types of Flip-Flops

- Historically, other types of Flip-Flops have been important, e.g., J-K Flip-Flops and T-Flip-Flops
- However, J-K FFs are a lot more complex to build than D-types and so have fallen out of favour in modern designs, e.g., for field programmable gate arrays (FPGAs) and VLSI chips







Asynchronous Inputs

- It is common for the FF types we have mentioned to also have additional so called 'asynchronous' inputs
- They are called asynchronous since they take effect independently of any clock or enable inputs
- Reset/Clear force Q to 0
- Preset/Set force Q to 1
- Often used to force a synchronous circuit into a known state, say at start-up.







Digital Electronics: Sequential Logic

Flip-Flop Applications and Timing Considerations

Counters

- A clocked sequential circuit that goes through a predetermined sequence of states
- A commonly used counter is an *n*-bit binary counter. This has *n* FFs and 2ⁿ states which are passed through in the order 0, 1, 2,2ⁿ-1, 0, 1, .
- Uses include:
 - Counting
 - Producing delays of a particular duration
 - Sequencers for control logic in a processor
 - Divide by *m* counter (a divider), as used in a digital watch

Memories

- For example,
 - Shift register
 - Parallel loading shift register : can be used for parallel to serial conversion in serial data communication
 - Serial in, parallel out shift register: can be used for serial to parallel conversion in a serial data communication system.







Ripple Counters

- If you observe the frequency of the counter output signals you will note that each has half the frequency, i.e., double the repetition period of the previous one. This is why counters are often known as dividers
- Often we wish to have a count which is not a power of 2, e.g., for a BCD counter (0 to 9).To do this:
 - use FFs having a Reset/Clear input
 - Use an AND gate to detect the count of 10 and use its output to Reset the FFs



Synchronous Counters

- We will now investigate the design of synchronous counters
- We will consider the use of D-type FFs only, although the technique can be extended to cover other FF types.
- As an example, we will consider a 0 to 7 up-counter

Synchronous Counters

- To assist in the design of the counter we will make use of a modified *state transition table*. This table has additional columns that define the required FF inputs (or excitation as it is known)
 - Note we have used a state transition table previously when determining the state diagram for an RS latch
- We will also make use of the so called '*excitation table*' for a D-type FF
- First however, we will investigate the so called *characteristic table* and *characteristic equation* for a D-type FF





Characteristic and Excitation Tables

- Characteristic and excitation tables can be determined for other FF types.
- These should be used in the design process if D-type FFs are not used
- For example, for a J-K FF the following tables are appropriate:



Modified State Transition Table

 In addition to columns representing the current and desired next states (as in a conventional state transition table), the modified table has additional columns representing the required FF inputs to achieve the next desired FF states





- If using J-K FFs for example, we need J and K input columns for each FF
- Also note that if we are using D-type FFs, it is not necessary to explicitly write out the FF input columns, since we know they are identical to those for the next state
- To complete the design we now have to determine appropriate combinational logic circuits which will generate the required FF inputs from the current states
- We can do this from inspection, using Boolean algebra or using K-maps.















System Timing

- The clock period, T_c , is the time between the rising edges of a repetitive clock signal
- The clock frequency, f_c , is the reciprocal of the clock period, i.e., $f_c = 1/T_c$
- Note the unit of frequency is Hz, though typical modern processors can operate up to several GHz
- All things being equal, increasing the clock frequency increases the 'work' that a digital system can accomplish per unit time









Set-up Time Constraint

- Note that the clock period of a system (i.e., the clock speed) is often set by the marketing dept!
- Since the worst case (i.e., maximum) values of t_{pc} and t_{su} are specified by the chip manufacturer, we can rearrange the previous equation to solve for the maximum propagation delay through the combinational logic, which is usually the only variable under the control of the system designer,

$$t_{pd} \le T_C - (t_{pc} + t_{su})$$

 If this cannot be achieved by redesigning the combinational logic, the clock period has to be increased to ensure correct operation

Clock Skew

- In the previous slides, we have assumed that the system clock reaches all the FFs at the same time
- Owing to the physical layout of the clock wiring giving rise to different wire lengths and hence different propagation delays, in reality, the clock edges will not arrive at the FFs at the same time. This variation is known as *clock skew*.
- We will not consider it further here, but it has the effect of increasing both FF setup and hold times and reduces the allowable propagation delay through the combinational logic



Metastability

- This is called a *metastable* state
- Eventually, the FF output will *resolve* to a stable valid 0 or 1 voltage level
- In theory, the resolution time is unbounded, however, we can model the probability of the resolution time exceeding a particular time *t*
- We will not go in to the detail of this model, but the key point is that the probability of the resolution time exceeding a particular value *t*, decreases as *t* increases, i.e., the longer we wait, the lower is the probability of the output being in an invalid metastable state
- Metastability gives rise to severe system problems and we must minimise the probability of it occurring





Metastability

- To reduce the probability of an invalid output from the synchroniser, we need to wait a longer time for the metastable condition at D_I to resolve, i.e., we need to increase time t_{res}
- So to satisfy the setup time *t_{su}* for FF2, we need to increase the clock period *T_c*, i.e., slow the clock rate
- Another possibility is to cascade further FFs, since the probability of a metastable state at the synchroniser output is essentially the product of that for each FF
 - For this to work well for a reasonable number FFs, the probability of metastability at the output of each FF has to be much lower than 1, i.e., we need to ensure that the clock period is sufficiently long such that metastability can resolve with a high probability

Digital Electronics: Sequential Logic

Synchronous State Machines 1

Introduction

- We have seen how we can use FFs (D-types in particular) to design synchronous counters
- We will now investigate how these principles can be extended to the design of synchronous state machines (of which counters are a subset)
- We will begin with some definitions and then introduce two popular types of machines

Definitions

- Finite State Machine (FSM) a deterministic machine (circuit) that produces outputs which depend on its internal state and external inputs
- **States** the set of internal memorised values, shown as circles on the state diagram
- Inputs External stimuli, labelled as arcs on the state diagram
- Outputs Results from the FSM










Moore Machine - Example

- We will design a Moore Machine to implement a traffic light controller
- In order to visualise the problem it is often helpful to draw the state transition diagram
- This is used to generate the state transition table
- The state transition table is used to generate
 The next state combinational logic
 - The output combinational logic (if required)



Example – Traffic Light Controller







Current	Next			
state	state			
R A G	R'A'G'			
100	1 1 0			
1 1 0	001			
001	010			
010	100			

Unused states, 000, 011, 101 and 111.

We now need to determine the next state combinational logic

For the R FF, we need to determine D_R

To do this we will use a K-map



$$D_R = R.\overline{A} + \overline{R}A = R \oplus A$$

Example – Traffic Light Controller

Current	Next	By inspection we can also see:			
state	state	$D \overline{A}$			
R A G	R'A'G'	$D_A - A$			
100	1 1 0	and,			
1 1 0	0 0 1	$D_G = R.A$			
	1 0 0				
	100				
Unused s	states, 000,				
011, 101	and 111.				





FSM Problems

- What can be done?
 - Check to see if the FSM can eventually enter a known state from any of the unused states
 - If not, add additional logic to do this, i.e., include unused states in the state transition table along with a valid next state
 - Alternatively use asynchronous Clear and Preset FF inputs to set a known (used) state at power up





- We extend Example 1 so that the traffic signals spend extra time for the *R* and *G* lights
- Essentially, we need 2 additional states, i.e., 6 in total.
- In theory, the 3 FF machine gives us the potential for sufficient states
- However, to make the machine combinational logic easier, it is more convenient to add another FF (labelled *S*), making 4 in total







Quarant	E>	ample 2
Current	Next	
state	state	we can plot k-maps for D_A and D_G
R A G S	R A G S	to give:
1000	1 0 0 1	$D_A = R.S + G.\overline{S}$ or
1001	1 1 0 0	$D_A = R.S + \overline{R}.\overline{S} = \overline{R \oplus S}$
1 1 0 0	0 0 1 1	
0 0 1 1	0010	$D_G = R.A + G.S$ or
0 0 1 0	0 1 0 1	$D_G = G.S + A.\overline{S}$
0 1 0 1	1000	By inspection we can also see:
		$D_{\sigma} = \overline{S}$
		DS = D



Digital Electronics: Sequential Logic

Synchronous State Machines 2

State Assignment

- As we have mentioned previously, state assignment is not necessarily obvious or straightforward
 - Depends what we are trying to optimise, e.g.,
 - Complexity (which also depends on the implementation technology, e.g., FPGA, 74 series logic chips).
 - FF implementation may take less chip area than you may think given their gate level representation
 - Wiring complexity can be as big an issue as gate complexity
 - Speed
 - Algorithms do exist for selecting the 'optimising' state assignment, but are not suitable for manual execution

State Assignment

- If we have *m* states, we need at least log₂*m* FFs (or more informally, bits) to encode the states, e.g., for 8 states we need a min of 3
 FFs
- We will now present an example giving various potential state assignments, some using more FFs than the minimum



Sequential State Assignment

- Here we simply assign the states in an increasing natural binary count
- As usual we need to write down the state transition table. In this case we need 5 states, i.e., a minimum of 3 FFs (or state bits). We will designate the 3 FF outputs as c, b, and a
- We can then determine the necessary next state logic and any output logic.







































Digital Electronics: Sequential Logic

Further Considerations

Elimination of Redundant States

- Sometimes, when designing state machines it is possible that unnecessary states may be introduced
- In general, reducing the number of states may reduce the number of FFs required and may also reduce the complexity of the next state logic owing to the presence of more unused states (don't cares)

Elimination of Redundant States - Example

- Consider the following State Table that corresponds with a Mealy Machine implementation
- This is so, since the inputs and outputs from the machine are on the transitions (arcs) between states
- The following state table is drawn in a compact form by incorporating the 2 possible input values as parallel columns within both the next state and output columns of the table

Example										
Current State	Ne Sta X=0	xt ate X=1	Outp X=0	out (Z) X=1	•	From the table, we see that there is no way of				
А	В	С	0	0		telling states H and Lapart				
B C	D F	E G	00	0 0		so we can replace I with H				
Dш	H J L N	I K P	0 0 0 0	0 0 0 0		when it appears in the Next State portion of the table				
H L JKLMZP	A A A A A A A A A A A A A A A A A A A	A A A A A A A A A	0 0 0 0 0 0 0 0	0 0 1 0 1 0 0 0						

Example										
Current State	Ne Sta X=0	ext ate X=1	Outp X=0	out (Z) X=1	•	We also see that there is now no way to get to state				
А	В	С	0	0		I so we can remove row I				
B C	D F	E G	0	0 0		from the table				
DEFG	HJLN	HK MP	0 0 0 0	0 0 0 0	•	Similarly, rows K, M, N and P have the same next state and output as H and				
Н	A	А	0	0		can be replaced by H				
JKLMZP	A A A A A A	A A A A A A	0 0 0 0 0	1 0 1 0 0						

Current	Ne Sta	ext	Outr	Exa	ar	nple Similarly, there is now no
State	X=0	X=1	X=0	X=1		way to get to states K. M.
Α	В	С	0	0		N and P and so we can
B C	D F	E G	00	0 0		remove these rows from
D E F G	HJLH	HHHH	0 0 0 0	0 0 0 0	•	the table Also, the next state and outputs are identical for
H	A	А	0	0		rows J and L, thus L can
J	A	А	0	1		be replaced by J and row L
L	A	A	0	1		

Example										
Current State A	Nex Stat X=0 X B	t e (=1 C	Outp X=0 0	out (Z) X=1 0	•	Now rows D and G are identical, as are rows E and F.				
BC DE FG H		EG HHHH A	0 0 0 0 0 0	0 0 0 0 0 0 0	•	Consequently, G can be replaced by D, and row G eliminated. Also, F can be replaced by E and row F eliminated from the table				
J	A	A	0	1						

Example										
Current State	Ne Sta X=0	ext ate <u>X=1</u>	Outp X=0	out (Z) X=1	•	The procedure employed to find equivalent states in				
A B	BD	C E	0	0		this example is known as				
D E	E H J	D H H	0 0 0	0 0 0	•	However, we note row matching is not sufficient to find all the equivalent				
Н	A	А	0	0		states except for certain				
J	A	A	0	1		special cases				

Elimination of Redundant States – State Equivalence

- The previous row matching approach only works in certain cases.
- We will now consider a more general approach that identifies state equivalence to help eliminate states
- For a sequential network, if for every possible input sequence *X*, if the output sequence is identical whether we start in state *p* or *q*, there is no way of telling *p* and *q* apart by looking at the output sequence

State Equivalence

- Thus we say state *p* is equivalent to state *q*,
 i.e., *p* ≡ *q*
- The above definition can be difficult to apply in practice since an infinite number of input sequences may be required
- We will now consider a more practical approach that uses the following theorem
- 2 states p and q of a sequential network are equivalent if for every single input x, the outputs are the same and the next states are equivalent

State Equivalence

That is,

 $\lambda(p,x) = \lambda(q,x) \text{ and } \delta(p,x) \equiv \delta(q,x)$

where, $\lambda(p, x)$ is the output given the present state *p* and input *x* and,

$$\delta(p, x)$$
 is the next state given the present state *p* and input *x*

- We will use this theorem to find all equivalent states in a state table
- Note the row matching procedure is actually a special case of this theorem where the next states are the same rather than just equivalent

State Equivalence - Proof

Assume,

$$\begin{split} \lambda(p,x) &= \lambda(q,x) \text{ and } \delta(p,x) \equiv \delta(q,x) \\ \text{for every input } x. \text{ Then from previous defn,} \\ \text{for every input seq } X \text{ we have output seq,} \\ \lambda[\delta(p,x),X] &= \lambda[\delta(q,x),X] \\ \text{For input seq, } Y = x \text{ followed by } X \text{ , we have,} \\ \lambda(p,Y) &= \lambda(p,x) \text{ followed by } \lambda[\delta(p,x),X] \\ \lambda(q,Y) &= \lambda(q,x) \text{ followed by } \lambda[\delta(q,x),X] \\ \text{Hence } \lambda(p,Y) &= \lambda(q,Y) \text{ for every input seq } Y, \\ \text{ and from the defn } p \equiv q \end{split}$$

Determination of State Equivalence using an Implication Table

- We will describe the procedure using the following example
- The first step is to construct the Implication Table
 - It has a cell for every possible pair of states
 - Note cells above the diagonal are omitted (since they already exist below the diagonal)
 - Diagonal cells are also omitted since they correspond to same state pairs



Implication Table

- Similarly, since State A and D have the same outputs, we write the 'implied pairs' A-D and C-E in the A-D cell to indicate that, $A \equiv D$ if $A \equiv D$ and $C \equiv E$
- The entries B-D and C-H in the A-G cell indicate that $A \equiv G$ if $B \equiv D$ and $C \equiv H$
- Next row B of the state table is compared pairwise with the remaining rows in the table and so column B is filled-in
- Similarly the remaining columns in the implication table are filled-in
- Note that 'self implied' pairs are removed from the table, e.g., in the A-D cell we have $A \equiv D$ if $A \equiv D$



Implication Table

- At this stage the cells in the implication table are filled-in either with implied pairs or an X
- We now check each implied pair
- If one of the pairs in say cell i-j is not equivalent, then i ≠ j
- So, looking at cell A-B, we see it has 2 implied pairs D-F and C-H. Since $D \neq F$ (see the D-F cell has an X in it), $A \neq B$ and we place an X in the A-B cell as shown in the following updated table
- Continuing with the 1st column we see cell A-D contains implied pair C-E. Since cell C-E does not contain an X, we cannot determine at this stage whether $A \equiv D$ or not
- Similarly with cell A-G





 E The 'coordinates' of correspond to the cell A-D and cell C A ≡ D and C ≡ E So in the state tab and E with C and to the cell C 	xai of th equ :-E s le w	mp ie re ival so, ve c	le emaini ent sta an rep minate	ing cells ate pairs, i.e., place D with A e rows D and E
Present State	Ne Sta X=0	ext ate X=1	Output (Z)	
A	A	C	0	
B	F	H	0	
C	C	A	1	
н	F	В	1	
Б	B	Н	0	
Н	C	G	1	

Implementation of FSMs

- We saw previously that programmable logic can be used to implement combinational logic circuits, i.e., using PLA devices
- PAL style devices have been modified to include D-type FFs to permit FSMs to be implemented using programmable logic
- One particular style is known as Generic Logic Array (GLA)

GLA Devices

- They are similar in concept to PLAs, but have the option to make use of a D-type flipflops in the OR plane (one following each OR gate). In addition, the outputs from the Dtypes are also made available to the AND plane (in addition to the usual inputs)
 - Consequently it becomes possible to build programmable sequential logic circuits
















FPGA - Spartan CLB

- Thus each CLB can perform up to 2 combinational and/or 2 registered functions
- All functions can involve at least 4 input variables (e.g., G1 to G4, and F1 to F4), but can be up to 9 (owing to the possibility of implementing 2-level combinational logic functions), i.e., G1 to G4, F1 to F4, H1.
- Created using either a schematic (block) diagram or more likely a Hardware Description Language (HDL) of the design

FPGA - Spartan CLB

- The synthesis tool determines how the LUTs, MUXs and routing channels are configured
- This configuration information is then downloaded to the FPGA
- Xilinx devices store their configuration information in static RAM (SRAM) so can be easily reprogrammed
- The SRAM contents can be downloaded either from a computer or from an EEPROM device when the system is powered-up

FPGA

- Other FPGA manufacturers are available, e.g., Altera.
- Particular manufacturers have many different product lines
- Main differences will be the no. of CLBs, the structure of the CLBs, internal or external ROM, additional features such as specialised arithmetic blocks, user RAM etc.



Digital Electronics: Electronics, Devices and Circuits

Dr. I. J. Wassell

Digital Electronics: Electronics, Devices and Circuits

Underlying Concepts

Introduction

- In the coming lectures, ultimately we will consider how logic gates can be built using electronic circuits
- In the first part, basic concepts concerning electrical concepts, electrical circuits, materials and circuit theory (both linear and non-linear) will be presented
- In the second part, we will consider transistor operation and characteristics followed by gate circuit design and characteristics



- If a metal wire is connected across the terminals of a battery, the battery acts as an 'electron pump' and forces the free electrons to drift toward the +ve terminal and in effect flow through the battery
- The drift speed of the free electrons is low, e.g., < 1 mm per second owing to frequent collisions with the metal ions.
- However, they all start drifting together as soon as the battery is applied



- Note that 'conventional' current flow is still defined as flowing from the +ve toward the – ve battery terminal (i.e., the opposite way to the flow of the electrons in the metal)!
- A huge number of charged particles (electrons in the case of metals) drift past each point in a circuit per second.
- The unit of charge is the Coulomb (C) and one electron has a charge of 1.6*10⁻¹⁹ C







- Note that pd and emf are usually called voltages since both are measured in V
- The flow of electric charge in a circuit is analogous to the flow of water in a pipe. Thus a pressure difference is required to make water flow – To move electric charge we consider that a pd is needed, i.e., whenever there is a current flowing between 2 points in a circuit there must be a pd between them



- So far, we have only considered metallic conductors where the charge is carried by 'free' electrons in the metal lattice.
- We will now consider the electrical properties of some other materials, specifically, *insulators* and *semiconductors*

Basic Materials

- The electrical properties of materials are central to understanding the operation of electronic devices
- Their functionality depends upon our ability to control properties such as their currentvoltage characteristics
- Whether a material is a conductor or insulator depends upon how strongly bound the outer valence electrons are to their atomic cores





Semiconductors

- Since there are many free electrons in a metal, it is difficult to control its electrical properties
- Consequently, what we need is a material with a low free electron density, i.e., a semiconductor, e.g., Silicon
- By carefully controlling the free electron density we can create a whole range of electronic devices











Circuit Theory

- Electrical engineers have an alternative (but essentially equivalent) view concerning pd.
- That is, conductors, to a greater or lesser extent, oppose the flow of current. This 'opposition' is quantified in terms of *resistance* (*R*). Thus the greater is the resistance, the larger is the potential difference measured across the conductor (for a given current).

Circuit Theory

- The *resistance* (*R*) of a conductor is defined as *R*=*V*/*I*, where *V* is the pd across the conductor and *I* is the current through the conductor.
- This is know as Ohms Law and is usually expressed as V=IR, where resistance is defined to be in Ohms (Ω).
- So for an *ohmic* (i.e., linear) conductor, plotting *I* against *V* yields a straight line through the origin













Graphical Approach

- Clearly approach works for a linear circuit.
- How could we apply this if we have a nonlinear device, e.g., a transistor in place of *R*₂?
- What we do is substitute the *V-I* characteristic of the non-linear device in place of the linear characteristic (a straight line due to Ohm's Law) used previously for *R*₂



Digital Electronics: Electronics, Devices and Circuits

Transistors and Gates

Introduction

- Basic introduction to the p-n junction
- Operation an characteristics of Metal Oxide Semiconductor Field Effect Transistors (MOSFETs)
- n-MOS inverter, characteristics and problems
- Complimentary MOS (CMOS) inverter and other logic gates
- Other logic families
- Noise margin





Biased p-n Junction



- With *forward bias*, on the p-side holes are pushed toward junction where they neutralise some of the –ve space charge.
- Similarly on the n-side, electrons are pushed toward the junction and neutralise some of the +ve space charge.
- So depletion region and associated field are reduced.
- · This allows diffusion current to increase significantly
- Thus the p-n junction allows significant current flow in only one direction
- · So a significant current flows only when 'forward' biased
- A device with a single p-n junction is known as a diode







p-Channel MOSFET

• Similarly we have p-channel MOSFETs where the charge carriers are holes



The current flow from S to D (I_{DS}) is controlled by the voltage applied between G and S (V_{GS}), i.e., G has to be -ve wrt S for current I_{DS} to flow (transistor **On**)

We will be consider enhancement mode devices in which no current flows (I_{DS} =0, i.e., the transistor is **Off**) when V_{GS} =0V











n-MOS Logic

- It is possible (and was done in the early days) to build other logic functions, e.g., NOR and NAND using n-MOS transistors
- However, n-MOS logic has fundamental problems:
 - Power consumption
 - Slow output transition times from low to high voltage levels when connected to capacitive loads



n-MOS Logic

- When the transistor turns-off (open circuit), capacitor C modelling the stray capacitance, charges through R_1 . So the rise-time of V_{out} is controlled by R1. When the transistor turns-on (short circuit), C discharges through the transistor with on resistance R_{ON} . So the fall-time of V_{out} is controlled by R_{ON} .
- Since $R_1 > R_{ON}$, rise time > fall time for V_{out}





CMOS Logic

- To overcome these problems, complementary MOS (CMOS) logic was developed
- As the name implies it uses p-channel as well as n-channel MOS transistors
- Essentially, p-MOS transistors are n-MOS transistors but with all the polarities reversed!







CMOS Gates

- To ease analysis of the following circuits it is worth recapping the function of the transistors.
- For both n and p-type MOS transistors
 - If there is no potential difference (pd) between
 Gate (G) and Source (S), the transistor is Off, i.e.,
 an open circuit between Source (S) and Drain (D)
 - If there is a sufficiently large pd between Gate and Source, the transistor is On, i.e., a short circuit between Source (S) and Drain (D) – Note for n-MOS G is more +ve than S and for p-MOS G is more -ve than S







Logic Families

- Best to stick with the particular family which has the best performance, power consumption cost trade-off for the required purpose
- It is possible to mix logic families and sub-families, but care is required regarding the acceptable logic voltage levels and gate current handling capabilities





