
# Digital Electronics: Introduction to Processor Architecture

Dr. I. J. Wassell



# A simple computer

- The example computer has a Central Processing Unit (CPU), memory (RAM) and 2 busses (Address and Data) that connect them
- The CPU has a set of registers (usually < 100 but may be as few as 4), that are often used to store local operands/variables/intermediate results
- The Arithmetic Logic Unit (ALU) performs computations
- The CPU fetches instructions from the memory where the Instruction Decoder in conjunction with the Control Unit are used to control the elements within the CPU to execute the instructions

# A simple computer


- A computer architecture is defined by its instruction set and *architectural state*
- For example, for a 'MIPS' processor the architectural state comprises the program counter (PC) and the 32 registers
- So, based on its current architectural state, the processor executes a particular instruction with a particular set of data to yield a new architectural state
- The *microarchitecture* is the specific arrangement of registers, ALUs, finite state machines (FSMs), memories and other logic building blocks (e.g., multiplexers) needed to implement an architecture
- Note that a particular architecture can be implemented by many different microarchitectures, each having different performance, complexity and cost trade-offs


## Microarchitecture


- A *microarchitecture* can usually be divided in to 2 interacting parts:
  - Datapath: Operates on words of data, e.g., 16-bit, 32-bit, and contains structures such as memories, , registers, ALUs and multiplexers. Note that the program counter can be viewed as a conventional register whose output points to the current instruction and its input indicates the address of the next instruction.
  - Instruction Decoder/Control Unit: receives the current instruction from the datapath and tells the datapath how to execute that instruction, i.e., the control unit issues multiplexer select, register enable and memory write signals to control the operation of the datapath.


# Building a simple computer

- We will now look the design of a single-cycle processor, i.e., it executes its instructions in a *single* clock cycle
- We gradually develop the datapath by adding new components to the state elements. In doing so, we gradually increase the capability of the computer
- The instruction decoder/control unit generates the control signals (using combinational logic) that control the datapath so that the required instructions can be executed
- We will assume that the computer is based on word addressable memory, e.g., 32-bit words at each memory location (address)











### Building a simple computer – memory access

- Addition of Mux permits result to be stored in the Register File (at destination rd specified as R1 (reg1)) to come from ALU or from Data Memory
- Data memory address specified by ALU output
- ALU input/output is content of source register rs2 specified as R2 (reg2)
- So Data Memory output is the content of the location pointed to by R2 (reg2)
- That is LOAD R1, [R2] ; reg1=mem[reg2]
- Note source register rs1 is not required in this operation and so does not need to be specified







• For example, for the branch if equal to zero instruction


BEQZ R1, +10 ; if (reg1=0) PC=PC+10

• When executed a jump of 10 instructions will occur (i.e., 10 is added to the PC) if the contents of register specified as R1 (reg1) is equal to zero

# Multicycle processor A single cycle processor has 3 main weaknesses: Clock cycle needs to be long enough to cope with slowest instruction Needs 3 adders – 1 in ALU and 2 in the PC logic Separate instruction and data memory In a multicycle processor: Instructions are broken into multiple shorter (i.e., faster) steps More complex instructions take more steps than simple ones, so simple instructions execute faster than complex ones Need only one adder since this can be reused for different tasks in different steps Only one memory is required since instruction is fetched in 1<sup>st</sup> step and data may be read or written in later steps


Short Mee	lium	Lo	ng st.				
Single Cycle proc	essor						
Long Inst.	Short Inst.		Medium Inst.		Short Inst.		
Min clock period single cycle Multicycle proces	⇒ ssor		·	-		<u>.</u>	1
Long Inst.	Short Inst.	Medium Inst.	Short Inst.				
	Ain clock pe						

# Multicycle processor Design is more complex: Need to add non-architectural state elements (i.e., registers) to hold intermediate results The controller is now a FSM rather than combinational logic since it has to produce different outputs on different steps Advantages: ALU can now be reused several times Instructions and data can be stored in one shared memory (since memory accesses are now separate)



### Pipelined processor

- In a similar way to that used in a multicycle processor, instructions are broken up into say, 5 smaller steps, e.g., fetch, decode, execute ALU, memory read/write, write register
- Since each stage is less complex it will execute about 5 times faster
- In this case, dividing the single cycle processor in to 5 'pipelined' stages means that 5 instructions can execute simultaneously, one in each stage, i.e., the throughput is ideally 5 times greater, i.e., compared with a conventional single cycle processor, i.e., a fetch occurs every clock cycle in a pipelined processor compared with once every instruction in a conventional single cycle processor



# Pipelined processor Note that the register file is written in the 1<sup>st</sup> part of a cycle and read in the second part so that data can be written and read back within a single cycle The central challenge is handling hazards, i.e., when the results from one instruction are needed by a subsequent instruction before the former has completed Actually, there are 2 kinds of hazards Data hazard – when an instruction tries to read a register that has not yet been written back Control hazard – when the decision of what instruction to fetch next has not been made by the time the fetch takes place These issues will be addressed in the Computer Architecture course!

