# Digital Electronics: Sequential Logic

### **Further Considerations**

### Elimination of Redundant States

- Sometimes, when designing state machines it is possible that unnecessary states may be introduced
- In general, reducing the number of states may reduce the number of FFs required and may also reduce the complexity of the next state logic owing to the presence of more unused states (don't cares)

## Elimination of Redundant States - Example

- Consider the following State Table that corresponds with a Mealy Machine implementation
- This is so, since the inputs and outputs from the machine are on the transitions (arcs) between states
- The following state table is drawn in a compact form by incorporating the 2 possible input values as parallel columns within both the next state and output columns of the table

Example									
Current State	Ne Sta X=0	ate		out (Z) X=1	•	From the table, we see that there is no way of			
Α	В	С	0	0		telling states H and I apart,			
BC	D٣	EG	00	0 0		so we can replace I with H			
DE	H J	l K	0 0	0 0		when it appears in the Next State portion of the			
F G	L N	M P	0 0	0 0		table			
H	A	A	0	0					
J	A A	A A	0	0 1					
K	Â	Â	0	Ö					
L	A A	A	0	1					
N N P	A A A	A A A	0 0 0	0 0 0					

	Example									
Current State	Ne: Sta X=0	te		out (Z) X=1	•	We also see that there is now no way to get to state				
A B C	B D F	C E G	0 0 0	0 0 0		I so we can remove row I from the table				
D E F G	H J L N	H K M P	0 0 0 0	0 0 0 0	•	Similarly, rows K, M, N and P have the same next state and output as H and				
H	A A	A A	0	0		can be replaced by H				
K L M P	A A A A A	A A A A A	0 0 0 0 0	0 1 0 0						

Current State A B C D E F		ate	Outp X=0 0 0 0 0	out (Z)	•	<b>The Similarly</b> , there is now no way to get to states K, M, N and P and so we can remove these rows from the table Also, the next state and
H J L	A A A	A A A	0 0 0	0 1 1		outputs are identical for rows J and L, thus L can be replaced by J and row L eliminated from the table

	Next	Ex	ample
Current <u>State</u> A B C D E F G H	State	Output (Z) X=0 X=1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	<ul> <li>Now rows D and G are identical, as are rows E and F.</li> <li>Consequently, G can be replaced by D, and row G eliminated. Also, F can be replaced by E and row F eliminated from the table</li> </ul>


	Example									
Current State	State X=0 X=		out (Z)	•	The procedure employed					
A	B C	_	0		to find equivalent states in this example is known as					
B C		0	0 0		row matching.					
DE	H H J H	-	0 0	•	However, we note row matching is not sufficient to find all the equivalent					
H	A A	0	0		states except for certain					
J	A A	0	1		special cases					


#### Implementation of FSMs


- We saw previously that programmable logic can be used to implement combinational logic circuits, i.e., using PLA devices
- PAL style devices have been modified to include D-type FFs to permit FSMs to be implemented using programmable logic
- One particular style is known as Generic Logic Array (GLA)


#### **GLA Devices**


- They are similar in concept to PLAs, but have the option to make use of a D-type flipflops in the OR plane (one following each OR gate). In addition, the outputs from the Dtypes are also made available to the AND plane (in addition to the usual inputs)
  - Consequently it becomes possible to build programmable sequential logic circuits




















## FPGA - Spartan CLB

- Thus each CLB can perform up to 2 combinational and/or 2 registered functions
- All functions can involve at least 4 input variables (e.g., G1 to G4, and F1 to F4), but can be up to 9 (owing to the possibility of implementing 2-level combinational logic functions), i.e., G1 to G4, F1 to F4, H1.
- Created using either a schematic (block) diagram or more likely a Hardware Description Language (HDL) of the design

## FPGA - Spartan CLB

- The synthesis tool determines how the LUTs, MUXs and routing channels are configured
- This configuration information is then downloaded to the FPGA
- Xilinx devices store their configuration information in static RAM (SRAM) so can be easily reprogrammed
- The SRAM contents can be downloaded either from a computer or from an EEPROM device when the system is powered-up

