Digital Electronics: Combinational Logic

Binary Adders

Introduction

- We will now look at how binary addition may be implemented using combinational logic circuits. We will consider:
 - Half adder
 - Full adder
 - Ripple carry adder

























7





Fast Carry Generation

So for example to generate c₄, i.e., i = 0, c₄ = g₃ + p₃.(g₂ + p₂.(g₁ + p₁.g₀)) + p₃.p₂.p₁.p₀.c₀ c₄ = G + Pc₀ where, G = g₃ + p₃.(g₂ + p₂.(g₁ + p₁.g₀)) P = p₃.p₂.p₁.p₀
See it is quick to evaluate this function

Fast Carry Generation

- We could generate all the carrys within an adder block using the previous equations
- However, in order to reduce complexity, a suitable approach is to implement say 4-bit adder blocks with only c_4 generated using fast generation.
 - This is used as the carry-in to the next 4-bit adder block
 - Within each 4-bit adder block, conventional RCA is used



