Announcements



Christos Kozyrakis

EE382A – Winter 2006

Performance Optimizations: ISA Extensions



Performance Optimizations:

Embedded Software Development

- · Still a lot of it done in assembly
 - Reasons: real-time constraints, limited performance, cost sensitive
 - If 1 month of assembly coding saves \$1 per device, it may be worth it
- Large market of tools for embedded software development
 - Libraries, code development frameworks, analysis frameworks,...
 - System partitioning tools, ...
 - Moving towards high-level frameworks (e.g. matlab or simulink)
- · Operating systems

EE382A - Winter 2006

- Simpler and typically customizable
- Fast interrupt processing, real-time/priority scheduling, power management

Lecture 15 - 9

- Main players: VxWorks, GreenHill, QNX, RT-Linux, Windows-CE, PalmOS,

Christos Kozyrakis

Example: HP DesignJet architecture



Example: CD/MP3 player



Example: TI OMAP



- Targets communications, multimedia.
- Multiprocessor with DSP, RISC.



Thread-Level Parallelism

- · Most computers actually executes several "programs" at the same time
 - A.k.a. processes, threads of control, etc

Time Multiplexing

- The instructions from these different threads have lots of parallelism
 - No dependences across programs
- Taking advantage of "thread-level" parallelism, i.e. by concurrent execution, can improve the overall throughput of the processor
 - But not execution latency of any one thread
 - Basic Assumption: the processor has idle resources when running only one thread at a time

EE382A – Winter 2006

Lecture 15 - 17

What is a Thread or Context or Process

- Register state
 - PC
 - General purpose registers (integer, FP, ...)
- Memory state
 - Control and exception handling registers
 - Page-table base register
 - Private page-table
- What about the state in caches (L1, L2, TLBs)?

The Cheap Cousin of Multithreading: Multiprocessing

- Time-multiplex multiprocessing on uniprocessors started back in 1962
- Even concurrent execution by time-multiplexing improves throughput *How*?
 - A single thread would effectively idle the processor when spin-waiting for I/O to complete, e.g. disk, keyboard, mouse, etc.
 - can spin for thousands to millions of cycles at a time



 a thread should just go to "sleep" when waiting on I/O and let other threads use the processor, *a.k.a. context switch*

	compute1	compute2	compute1	compute2	compute1	compute2		
EE382A – Winter 2006			Lecture 15 - 18			Christos Kozyrakis		

Classic Context Switch

- The process
 - Timer interrupt stops a program mid-execution (precise)
 - OS saves away the context of the stopped thread
 - State that occupies unique resources must be copied and saved to a special memory region belonging exclusively to the OS
 - State that occupies commodity resources just needs to be hidden from the other threads (e.g. pages in physical memory)
 - OS restores the context of a previously stopped thread (all except PC)
 - OS uses a "return from exception" to jump to the restarting PC
 The restored thread has no idea it was interrupted, removed, later restored and restarted

 \Rightarrow can take a few hundred cycles per switch, but the cost is amortize over the execution "quantum"

(If you want the full story, take a real OS course!)

Christos Kozyrakis

Christos Kozyrakis

EE382A - Winter 2006

Fast Context Switches

• A processor becomes idle when a thread runs into a cache miss

Why not switch to another thread?

- Cache miss lasts only tens of cycles, but it costs OS at least 64 cycles just to save and restore the 32 GPRs
- Solution: fast context switch in hardware
 - replicate hardware context registers: PC, GPRs, cntrl/status, PT base ptr eliminates copying
 - allow multiple context to share some resources, i.e. include process ID as cache, BTB and TLB match tags

eliminates cold starts

- hardware context switch takes only a few cycles
 - · set the PID register to the next process ID
 - · select the corresponding set of hardware context registers to be active

Lecture 15 - 21

Simple	Multithreaded	Processor
--------	---------------	-----------



- · Some number of threads supported in hardware
 - Switch thread on a cache miss or other high latency event
 - Examples? Trade-offs?
- What happens if all HW threads are blocked?

EE382A -	Winter	2006

Lecture 15 - 22

Christos Kozyrakis

Example: MIT's Sparcle Processor

- Based SUN SPARC II processors
 - Provided HW contexts for 4 threads, one is reserved for the interrupts
 - Hijacked SPARC II's register windowing mechanism to support fast switching between 4 sets of 32 GPRs
 - Switches context in 4 cycles
 - Why would it take >1 cycle to switch?
- Used in a cache-coherent distributed shared memory machine
 - On a cache miss to remote memory (takes hundreds of cycles to satisfy), the processor automatically switches to a different user thread
 - The network interface can interrupt the processor to wake up the message handler thread to handle communication

Coarse-grain Multithreading Explained



- Low-overhead approach for improving processor throughput
 - Also known as "switch-on-event"
- Long history: Denelcor HEP
- · Commercialized in IBM Northstar, Pulsar
- Now in many MT processors

EE382A - Winter 2006

Christos Kozyrakis

Really Fast Context Switches

• When pipelined processor stalls due to RAW dependence between instructions, the execution stage is idling

Why not switch to another thread?

- Not only do you need hardware contexts, switching between contexts must be instantaneous to have any advantage!!
 - What is the cost of 1-cycle context switching?
- · If this can be done,
 - Don't need complicated forwarding logic to avoid stalls
 - RAW dependence and long latency operations (multiply, cache misses) do not cause throughput performance loss

Multithreading is a "latency hiding" technique

E382A –	Winter	2006	
L002/1 -	** inter	2000	

Lecture 15 - 25

Christos Kozyrakis

Fine-grain Multithreading

- Suppose instruction processing can be divided into several stages, but some stages has very long latency
 - run the pipeline at the speed of the slowest stage, or
 - superpipeline the longer stages, but then back-to-back dependencies cannot be forwarded



Examples: Instruction Latency Hiding

- Using the previous scheme, MIT Monsoon pipeline cycles through 8 statically scheduled threads to hide its 8-cycle (pipelined) memory access latency
- HEP and Tera MTA [B. Smith]:
 - on every cycle, dynamically selects a "ready" thread (i.e. last instruction has finished) from a pool of upto 128 threads
 - worst case instruction latency is 128 cycles (may need 128 threads!!)
 - a thread can be waken early (i.e. before the last instruction finishes) using software hints to indicate no data dependence



Really Really Fast Context Switches



- Superscalar processor datapath must be over-resourced
 - Has more functional units than ILP because the units are not universal
 - Current 4 to 8 way designs only achieves IPC of 2 to 3
- Some units must be idling in each cycle

Why not switch to another thread?



Christos Kozyrakis

EE382A - Winter 2006





Christos Kozyrakis

EE382A - Winter 2006

Intel Pentium 4 with HT

Sun's UltraSparc T1 or Niagara

- A fine-grain multithreaded system
 - With multiple processors on a chip
- 4-threads per CPU, round-robin switch
 - Thread blocked on stalls, mul, div, loads, \ldots



Explicitly Multithreaded Processors

MT Approach	Resources shared between threads	Context Switch Mechanism		
None	Everything	Explicit operating system context switch		
Fine-grained	Everything but register file and control logic/state	Switch every cycle		
Coarse-grained	Everything but I-fetch buffers, register file and control logic/state	Switch on pipeline stall		
SMT	Everything but instruction fetch buffers, return address stack, architected register file, control logic/state, reorder buffer, store queue, etc.	All contexts concurrently active; no switching		
CMP Next lecture	Secondary cache, system interconnect	All contexts concurrently active; no switching		

So far, it's all been about throughput with multiple programs

Can MT help with a single program?

EE382A - Winter 2006

Lecture 15 - 38

Christos Kozyrakis

Out-of-Order & Increasing Memory Latency



Slipstream or Run-ahead Processors

- Execute a single-threaded application redundantly on a "modified" 2-way SMT, with one thread slightly ahead
 - an advanced stream (A-stream) followed by a redundant stream (R-stream)
 - "The two redundant programs combined run faster than either can alone" [Rotenberg]
- · How is this possible?
 - A-stream is highly speculative
 - · Can use all kinds of branch and value predictions
 - Doesn't go back to check or correct misprediction
 - · Even selectively skip some instructions
 - e.g. some instructions compute branch decisions, why execute them if I am going to predict the branch anyways
 - A-stream should run faster, but its results can't be trusted
 - R-stream is executed normally, but it still runs faster because caches and TLB would have been warmed by the A-stream!!

Illustration



- - _ Better performance
 - · Prefetch, resolve branches

Lecture 15 - 41

Speculative Multithreading

But, datapath is only fully utilized by multiple threads

SMT can justify wider-than-ILP datapath

٠

How to make single-thread program run faster? ٠ Think about predication What to do with spare resources? ٠ - Execute both sides of hard-to-predictable branches - Send another thread to scout ahead to warm up caches & BTB - Speculatively execute future work e.g. start several loop iterations concurrently as different threads, if data dependence is detected, redo the work Must have ways to contain the effects of incorrect speculations!! - Run a dynamic compiler/optimizer on the side EE382A - Winter 2006 Lecture 15 - 42 Christos Kozyrakis Sources of Control Independence В D С (a) Loop-closing (a) Control-flow convergence (a) Call/return EE382A - Winter 2006 Lecture 15 - 44 Christos Kozyrakis

Implicitly Multithreaded Processors

- Goal: speed up execution of a single thread
- Implicitly break program up into multiple smaller threads, execute them in parallel
- Parallelize loop iterations across multiple processing units ٠
- Usually, exploit control independence in some fashion
- Many challenges:
 - Maintain data dependences (RAW, WAR, WAW) for registers
 - Maintain precise state for exception handling
 - Maintain memory dependences (RAW/WAR/WAW)
 - Maintain memory consistency model
 - · Not really addressed in any of the literature
- Active area of research
 - Only a subset is covered here, in a superficial manner

Christos Kozyrakis

Christos Kozyrakis

Implicit Multithreading Proposals

	Multiscalar	Disjoint Eager Execution (DEE)	Dynamic Multi-threading (DMT)	Thread-level Speculation (TLS)
Control Flow Attribute Exploited	Control Independence	Control independence Cumulative branch misprediction	Control independence	Control independence
Source of implicit threads	Loop bodies Control-flow joins	Loop bodies Control-flow joins Cumulative branch mispredictions	Loop exits Subroutine returns	Loop bodies
Thread creation mechanism	Software/compiler	Implicit hardware	Implicit Hardware	Software/compiler
Thread creation and sequencing	Program order	Out of program order	Out of program order	Program order
Thread execution	Distributed processing elements	Shared processing elements	Shared multi-threaded processing elements	Separate CPUs
Register data dependences	Software with hardware speculation support	Hardware; no speculation	Hardware; data dependence prediction and speculation	Disallowed; compiler must avoid
Memory data dependences	Hardware-supported speculation	Hardware	Hardware; prediction and speculation	Dependence speculation; checked with simple extension to MESI coherence