



Dr. I. J. Wassell




## Aims

- · To familiarise students with
  - Combinational logic circuits
  - Sequential logic circuits
  - How digital logic gates are built using transistors
  - Design and build of digital logic systems






- At the end of the course you should
  - Be able to design and construct simple digital electronic systems
  - Be able to understand and apply Boolean logic and algebra – a core competence in Computer Science
  - Be able to understand and build state machines




## Simulation Software


- There are a number of packages available that enable simulation of digital electronic circuits using a graphical interface e.g.,
  - National Instruments (NI) Multisim
  - Yenka Electronics (Technology Package)
- The former is much more powerful (and expensive), but the latter is relatively straightforward to use and is free to use (except between 8.30 and 15.00)
- You may have used Yenka Electronics at school. It is free to download





### Semiconductors to Computers


- Increasing levels of complexity
  - Transistors built from semiconductors
  - Logic gates built from transistors
  - Logic functions built from gates
  - Flip-flops built from logic
  - Counters and sequencers from flip-flops
  - Microprocessors from sequencers
  - Computers from microprocessors
























































### **Boolean Algebra**

 A useful technique is to expand each term until it includes one instance of each variable (or its compliment). It may be possible to simplify the expression by cancelling terms in this expanded form e.g., to prove the absorption rule:

$$a+a.b = a$$
  
$$a.b+a.\overline{b} + a.b = a.b + a.\overline{b} = a.(b+\overline{b}) = a.1 = a$$










#### DeMorgan's Examples


• Simplify  $a.\overline{b} + a.(\overline{b+c}) + b.(\overline{b+c})$ 


- $= a.\overline{b} + a.\overline{b}.\overline{c} + b.\overline{b}.\overline{c}$  (DeMorgan)
- $= a.\overline{b} + a.\overline{b}.\overline{c}$  (b. $\overline{b} = 0$ )
- $= a.\overline{b}$  (absorbtion)














- Any Boolean function can be implemented directly using combinational logic (gates)
- However, simplifying the Boolean function will enable the number of gates required to be reduced. Techniques available include:
  - Algebraic manipulation (as seen in examples)
  - Karnaugh (K) mapping (a visual approach)
  - Tabular approaches (usually implemented by computer, e.g., Quine-McCluskey)
- K mapping is the preferred technique for up to about 5 variables







 A Boolean function expressed as the disjunction (ORing) of its minterms is said to be in the Disjunctive Normal Form (DNF)


 $f = \overline{x}.\overline{y}.\overline{z} + \overline{x}.\overline{y}.z + \overline{x}.y.\overline{z} + \overline{x}.y.z + x.y.z$ 

 A Boolean function expressed as the ORing of ANDed variables (not necessarily minterms) is often said to be in Sum of Products (SOP) form, e.g.,

 $f = \overline{x} + y.z$  Note functions have the same truth table














- Karnaugh Maps (or K-maps) are a powerful visual tool for carrying out simplification and manipulation of logical expressions having up to 5 variables
- The K-map is a rectangular array of cells
  - Each possible state of the input variables corresponds uniquely to one of the cells
  - The corresponding output state is written in each cell



























# Expression in POS form


- Apply DeMorgans and take complement, i.e.,  $\bar{f}$  is now in SOP form
- Fill in zeros in table, i.e., plot  $\bar{f}$
- Fill remaining cells with ones, i.e., plot f
- Simplify in usual way by grouping ones to simplify *f*













## Q-M Method


- The Q-M Method has 2 steps:
  - First a table, known as the QM implication table, is used to find all the prime implicants;
  - Next the minimum cover set is found using the prime implicant chart.
- We will use a 4 variable example to show the method in operation:
  - Minterms are: 4,5,6,8,9,10,13
  - Don't cares are: 0,7,15.





## Q-M Method


- The method begins by listing groups of minterms and don't cares in groups containing ascending numbers of 1s with a blank line between the groups
  - Thus the first group has zero ones, the second group has a single 1 and the third has two 1s and so on
- We next apply the so called *uniting theorem* iteratively as follows


















































































**Further Considerations** 


## Multilevel Logic

- We have seen previously how we can minimise Boolean expressions to yield so called '2-level' logic implementations, i.e., SOP (ANDed terms ORed together) or POS (ORed terms ANDed together)
- Note also we have also seen an example of 'multilevel' logic, i.e., full adders cascaded to form a ripple carry adder – see we have more than 2 gates in cascade in the carry chain











### Gate Propagation Delay


- So, multilevel logic can produce reductions in implementation complexity. What is the downside?
- We need to remember that the logic gates are implemented using electronic components (essentially transistors) which have a finite switching speed.
- Consequently, there will be a finite delay before the output of a gate responds to a change in its inputs – propagation delay





#### Gate Propagation Delay


- As well as slowing down the operation of combinational logic circuits, gate delay can also give rise to so called '*Hazards*' at the output
- These *Hazards* manifest themselves as unwanted brief logic level changes (or *glitches*) at the output in response to changing inputs
- We will now describe how we can address these problems

























































## Even More Ways to Implement Combinational Logic


- We have seen how combinational logic can be implemented using logic gates (e.g., AND, OR), Mux and Demux.
- However, it is also possible to generate combinational logic functions using memory devices, e.g., Read Only Memories (ROMs)






















# **Bus Contention**

- In this case, if the output from the data pin of one memory was a 0 and the output from the corresponding data pin of another memory was a 1, the data on that line of the data bus would be invalid
- So, how do we arrange for the data from multiple memories to be connected to the some bus wires?





## **Control Signals**

- We have already seen that the memory devices have an additional control input (OE) that determines whether the output buffers are enabled.
- Other control inputs are also provided:
  - Write enable (WE). Determines whether data is written or read (clearly not needed on a ROM)
  - Chip select (CS) determines if the chip is activated
- Note that these signals can be active low, depending upon the particular device