High-level Design Capture and Synthesis

In this section of the course we look at high-level synthesis and possibly some other high-level design entry methods. The HLS material in these printed notes is examinable. The remainder, including Systolic Arrays, Chisel, Bluespec, Statecharts and glue logic syntheis, is in the portfolio lecture notes document and will be covered only if time permits.