HOME       UP       PREV       NEXT (Synthesis Example)  

SRTL abstract syntax notes

The abstract syntax tree for synthesisable RTL supports a rich set of expression operators but just the assignment and branching commands (no loops). (Loops in synthesisable VHDL and Verilog are restricted to the structural generation statements, mentioned above, that are fully unwound by the compiler front end and so have no data-dependent exit conditions).


32: (C) 2008-18, DJ Greaves, University of Cambridge, Computer Laboratory.