

Lecturelet 3 Dr Robert N. M. Watson and Dr Graeme Jenkinson 27 November 2017









The benchmark – now with PMC	
root@l41-beaglebone data/ipc# ./ipc-static ipc-static [-Bqsv] [-b buffersize] [-i pipe local] [-t totalsize] mode	
Modes (pick one - o 1thread 2thread 2proc	default 1thread): IPC within a single thread IPC between two threads in one process IPC between two threads in two different processes
Optional flags: -B -i pipe local -P 11d 11i 12 -q -s -v -b buffersize -t totalsize	Run in bare mode: no preparatory activities Select pipe or socket for IPC (default: pipe) mem tlb axi Enable hardware performance counters Just run the benchmark, don't print stuff out Set send/receive socket-buffer sizes to buffersize Provide a verbose benchmark description Specify a buffer size (default: 131072) Specify total I/O size (default: 16777216)
 -P argument requests profiling of load/store instructions, L1 D-cache, L1 I-cache, L2 cache, I-TLB, D- TLB, and AXI traffic 	
L41 Lecturelet 3- Lab 3 PMC	









This lab session

- Use this session to continue to build experience:
 - Ensure that you can use PMC to collect information about the memory subsystem: instructions, cache behaviour, AXI behaviour
 - Continue data collection for the Lab Report2
 - Identify **inflection points** where performance trends change as a result of architectural or micro-architectural thresholds
- Remember to use data from both Lab 2 and Lab 3 to write the lab report.
- Do ask us if you have any questions or need help.

L41 Lecturelet 3- Lab 3 PMC