LLVM IR and Transform Pipeline

L25: Modern Compiler Design

(ロ)、(型)、(E)、(E)、 E) の(の)

What Is LLVM IR?

• Unlimited Single-Assignment Register machine instruction set

- Strongly typed
- Three common representations:
 - Human-readable LLVM assembly (.II files)
 - Dense 'bitcode' binary representation (.bc files)
 - C++ classes

Unlimited Register Machine?

- Real CPUs have a fixed number of registers
- LLVM IR has an infinite number
- New registers are created to hold the result of every instruction
- CodeGen's register allocator determines the mapping from LLVM registers to physical registers
- Type legalisation maps LLVM types to machine types and so on (e.g. 128-element float vector to 32 SSE vectors or 16 AVX vectors, 1-bit integers to 32-bit values)

Static Single Assignment

- Registers may be assigned to only once
- Most (imperative) languages allow variables to be... variable
- This requires some effort to support in LLVM IR: SSA registers are not variables
- SSA form makes dataflow explicit: All consumers of the result of an instruction read the output register(s)

Multiple Assignment

▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 … のへで

```
int a = someFunction();
a++;
```

• One variable, assigned to twice.

Translating to LLVM IR

```
\%a = call i32 @someFunction()
\%a = add i32 %a, 1
```

```
error: multiple definition of local value named 'a'
%a = add i32 %a, 1
```

▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 … のへで

Translating to Correct LLVM IR

```
a = call i32 @someFunction()
a^2 = add i32 %a, 1
```

• Front end must keep track of which register holds the current value of a at any point in the code

How do we track the new values?

Translating to LLVM IR The Easy Way

```
; int a
%a = alloca i32, align 4
; a = someFunction
%0 = call i32 @someFunction()
store i32 %0, i32* %a
; a++
%1 = load i32* %a
%2 = add i32 %1, 1
store i32 %2, i32* %a
```

- Numbered register are allocated automatically
- Each expression in the source is translated without worrying about data flow

• Memory is not SSA in LLVM

Isn't That Slow?

- Lots of redundant memory operations
- Stores followed immediately by loads
- The Scalar Replacement of Aggregates (SROA) or mem2reg pass cleans it up for us

%0 = call i32 @someFunction()

```
%1 = add i 32 \%0, 1
```

Important: SROA only works if the alloca is declared in the entry block to the function!

Sequences of Instructions

- A sequence of instructions that execute in order is a *basic block*
- Basic blocks must end with a terminator
- Terminators are *intraprocedural* flow control instructions.
- call is not a terminator because execution resumes at the same place after the call
- invoke is a terminator because flow either continues or branches to an exception cleanup handler
- This means that even "zero-cost" exceptions can have a cost: they complicate the control-flow graph (CFG) within a function and make optimisation harder.

Intraprocedural Flow Control

- Assembly languages typically manage flow control via jumps / branches (often the same instructions for inter- and intraprocedural flow)
- LLVM IR has conditional and unconditional branches
- Branch instructions are terminators (they go at the end of a basic block)

- Basic blocks are branch targets
- You can't jump into the middle of a basic block (by the definition of a basic block)

What About Conditionals?

- Flow control requires one basic block for each path
- Conditional branches determine which path is taken

▲ロト ▲帰 ト ▲ ヨ ト ▲ ヨ ト ・ ヨ ・ の Q ()


'Phi, my lord, phi!' - Lady Macbeth, Compiler Developer

- ϕ nodes are special instructions used in SSA construction
- Their value is determined by the preceding basic block
- ϕ nodes must come before any non- ϕ instructions in a basic block
- In code generation, ϕ nodes become a requirement for one basic block to leave a value in a specific register.
- Alternate representation: named parameters to basic blocks (used in Swift IR)


Easy Translation into LLVM IR

```
entry:
          ; int b = 12
         \%b = alloca i32
          store i32 12, i32* %b
          ; if (a)
          %0 = load i32* %a
         %cond = icmp ne i32 %0, 0
          br i1 %cond, label %then, label %end
then:
 ; b++
                                 end:
 %1 = 1oad i 32 * %b
                                   ; return b
 %2 = add i 32 \%1, 1
                                  %3 = load i32* %b
 store i32 %2, i32* %b
                                  ret i32 %3
 br label %end
```


In SSA Form...



In SSA Form...



And After Constant Propagation...



▲□ > ▲圖 > ▲ 臣 > ▲ 臣 > → 臣 = ∽ 9 Q (?)

And After CFG Simplification...

```
entry:
    %tobool = icmp ne i32 %a, 0
    %0 = select i1 %tobool, i32 13, i32 12
    ret i32 %0
```

▲ロト ▲帰 ト ▲ ヨ ト ▲ ヨ ト ・ ヨ ・ の Q ()

- Output from the simplifycfg pass
- No flow control in the IR, just a select instruction

Why Select?

x86:	ARM:	PowerPC:	
testl %edi, %edi setne %al movzbl %al, %eax orl \$12, %eax ret	mov r1, r0 mov r0, #12 cmp r1, #0 movne r0, #13 mov pc, lr	<pre>cmplwi 0, 3, 0 beq 0, .LBB0_2 li 3, 13 blr .LBB0_2: li 3, 12 blr</pre>	

Branch is only needed on some architectures.

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Why Select?

x86:	ARM:	PowerPC:	
testl %edi, %edi setne %al movzbl %al, %eax orl \$12, %eax ret	mov r1, r0 mov r0, #12 cmp r1, #0 movne r0, #13 mov pc, lr	<pre>cmplwi 0, 3, 0 beq 0, .LBB0_2 li 3, 13 blr .LBB0_2: li 3, 12 blr</pre>	

Branch is only needed on some architectures. Would a predicated add instruction be better on ARM?

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

Canonical Form

- LLVM IR has a notion of canonical form
- High-level have a single canonical representation
- For example, loops:
 - Have a single entry block
 - Have a single back branch to the start of the entry block

- Have induction variables in a specific form
- Some passes generate canonical form from non-canonical versions commonly generated by front ends
- All other passes can expect canonical form as input

Functions

- LLVM functions contain at least one basic block
- Arguments are registers and are explicitly typed
- Registers are valid only within a function scope

```
@hello = private constant [13 x i8] c"Hello
    world!\00"

define i32 @main(i32 %argc, i8** %argv) {
    entry:
    %0 = getelementptr [13 x i8]* @hello, i32 0,
        i32 0
    call i32 @puts(i8* %0)
    ret i32 0
}
```

Get Element Pointer?

- Often shortened to GEP (in code as well as documentation)
- Represents pointer arithmetic
- Translated to complex addressing modes for the CPU
- Also useful for alias analysis: result of a GEP is the same object as the original pointer (or undefined)

In modern LLVM IR, on the way to typeless pointers, GEP instructions carry the pointee type. For brevity, we'll use the old form in the slides.

F!@£ing GEPs! HOW DO THEY WORK?!?

▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 … のへで

```
struct a {
    int c;
    int b[128];
} a;
int get(int i) { return a.b[i]; }
```

F!@£ing GEPs! HOW DO THEY WORK?!?

```
struct a {
    int c;
    int b[128];
} a;
int get(int i) { return a.b[i]; }
```

```
%struct.a = type { i32, [128 x i32] }
@a = common global %struct.a zeroinitializer,
    align 4
define i32 @get(i32 %i) {
entry:
    %arrayidx = getelementptr inbounds %struct.a*
    @a, i32 0, i32 1, i32 %i
    %0 = load i32* %arrayidx
    ret i32 %0
}
```

As x86 Assembly

```
define i32 @get(i32 %i) {
entry:
   %arrayidx = getelementptr inbounds %struct.a*
    @a, i32 0, i32 1, i32 %i
   %0 = load i32* %arrayidx
   ret i32 %0
}
```

get:

movl	4(%esp), %eax	<pre># load parameter</pre>
movl	a+4(,%eax,4), %eax	# GEP + load
ret		

▲ロト ▲帰 ト ▲ ヨ ト ▲ ヨ ト ・ ヨ ・ の Q ()

As ARM Assembly

```
define i32 @get(i32 %i) {
entry:
   %arrayidx = getelementptr inbounds %struct.a*
    @a, i32 0, i32 1, i32 %i
   %0 = load i32* %arrayidx
   ret i32 %0
}
```

get:

٠

ldr	r1,	.LCPI0_0		//	Load	global	$\operatorname{address}$
add	r0, 1	r1, r0, lsl	#2	//	GEP		
ldr	r0,	[r0, #4]		//	load	return	value
bx	lr						
.LCPI0_0:							
.long	a						

▲ロト ▲帰 ト ▲ ヨ ト ▲ ヨ ト ・ ヨ ・ の Q ()

How Does LLVM IR Become Native Code?


• Transformed to directed acyclic graph representation (SelectionDAG)

- Mapped to instructions (Machine IR)
- Streamed to assembly or object code writer

Selection DAG

- DAG defining operations and dependencies
- Legalisation phase lowers IR types to target types
 - Arbitrary-sized vectors to fixed-size
 - Float to integer and softfloat library calls
 - And so on
- DAG-to-DAG transforms simplify structure
- Code is still (more or less) architecture independent at this point

Some peephole optimisations happen here



Instruction Selection

• Pattern matching engine maps subtrees to instructions and pseudo-ops

- Generates another SSA form: Machine IR (MIR)
- Real machine instructions
- Some (target-specific) pseudo instructions
- Mix of virtual and physical registers
- Low-level optimisations can happen here

Register allocation

- Maps virtual registers to physical registers
- Adds stack spills / reloads as required
- Can reorder instructions, with some constraints



- Class with assembler-like interface
- Emits one of:
 - Textual assembly
 - Object code file (ELF, Mach-O, COFF)
 - In-memory instruction stream
- All generated from the same instruction definitions

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 のへぐ

• Module - A compilation unit.

◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

- Module A compilation unit.
- Function Can you guess?

◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへぐ

- Module A compilation unit.
- Function Can you guess?
- BasicBlock a basic block

- Module A compilation unit.
- Function Can you guess?
- BasicBlock a basic block
- GlobalVariable (I hope it's obvious)

▲□▶ ▲□▶ ▲□▶ ▲□▶ □ のQ@

- Module A compilation unit.
- Function Can you guess?
- BasicBlock a basic block
- GlobalVariable (I hope it's obvious)
- IRBuilder a helper for creating IR

- Module A compilation unit.
- Function Can you guess?
- BasicBlock a basic block
- GlobalVariable (I hope it's obvious)
- IRBuilder a helper for creating IR
- Type superclass for all LLVM concrete types

- Module A compilation unit.
- Function Can you guess?
- BasicBlock a basic block
- GlobalVariable (I hope it's obvious)
- IRBuilder a helper for creating IR
- Type superclass for all LLVM concrete types
- ConstantExpr superclass for all constant expressions

- Module A compilation unit.
- Function Can you guess?
- BasicBlock a basic block
- GlobalVariable (I hope it's obvious)
- IRBuilder a helper for creating IR
- Type superclass for all LLVM concrete types
- ConstantExpr superclass for all constant expressions
- PassManagerBuilder Constructs optimisation pass sequences to run

- Module A compilation unit.
- Function Can you guess?
- BasicBlock a basic block
- GlobalVariable (I hope it's obvious)
- IRBuilder a helper for creating IR
- Type superclass for all LLVM concrete types
- ConstantExpr superclass for all constant expressions
- PassManagerBuilder Constructs optimisation pass sequences to run

ExecutionEngine - Interface to the JIT compiler