Introducing a pipeline stage increases latency but also the maximum clock frequency.
Pipelining introduces new state but does not require existing state flip-flops to change meaning.
| 54: (C) 2008-16, DJ Greaves, University of Cambridge, Computer Laboratory. | Flash Player Upgrade Needed 
READY
| 
|