Load-reserve / Store-conditional on POWER and ARM

Peter Sewell (slides from Susmit Sarkar)

¹University of Cambridge

June 2012

Correct implementations of C/C++ on hardware

- Can it be done?
 - ... on highly relaxed hardware?
- What is involved?
 - Mapping new constructs to assembly
 - Optimizations: which ones legal?

Correct implementations of C/C++ on hardware

- Can it be done?
 - ... on highly relaxed hardware? e.g. Power
- What is involved?
 - Mapping new constructs to assembly
 - Optimizations: which ones legal?

C/C++11 Operation	POWER Implementation
Store (non-atomic) Load (non-atomic)	st ld

(From Paul McKenney and Raul Silvera)

3 / 10

C/C++11 Operation	POWER Implementation
Store (non-atomic)	st
Load (non-atomic)	ld
Store relaxed	st
Store release	lwsync; st
Store seq-cst	lwsync; st
Load relaxed	ld
Load consume	ld (and preserve dependency)
Load acquire	ld; cmp; bc; isync
Load seq-cst	sync; ld; cmp; bc; isync

C/C++11 Operation	POWER Implementation
Store (non-atomic)	st
Load (non-atomic)	ld
Store relaxed	st
Store release	lwsync; st
Store seq-cst	lwsync; st
Load relaxed	ld
Load consume	ld (and preserve dependency)
Load acquire	ld; cmp; bc; isync
Load seq-cst	sync; ld; cmp; bc; isync
Fence acquire	lwsync
Fence release	lwsync
Fence seq-cst	sync

C/C++11 Operation	POWER Implementation
Store (non-atomic)	st
Load (non-atomic)	ld
Store relaxed	st
Store release	lwsync; st
Store seq-cst	lwsync; st
Load relaxed	ld
Load consume	ld (and preserve dependency)
Load acquire	ld; cmp; bc; isync
Load seq-cst	sync; ld; cmp; bc; isync
Fence acquire	lwsync
Fence release	lwsync
Fence seq-cst	sync
CAS relaxed	<pre>_loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; _exit:</pre>
CAS seq-cst	<pre>sync; _loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; isync; _exit: </pre>

C/C++11 Operation	POWER Implementation
Store (non-atomic)	st
Load (non-atomic)	ld
Store relaxed	st
Store release	lwsync; st
Store seq-cst	lwsync; st
Load relaxed	ld
Load consume	ld (and preserve dependency)
Load acquire Load seq-cst	t mapping correct?
Fence acquire	lwsync
Fence release	lwsync
Fence seq-cst	sync
CAS relaxed	<pre>_loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; _exit:</pre>
CAS seq-cst	<pre>sync; _loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; isync; _exit:</pre>

C/C++11 Operation	POWER Implementation
Store (non-atomic)	st
Load (non-atomic)	ld
Store relaxed	st
Store release	lwsync; st
Store seq-cst	lwsync; sync; st
Load relaxed	ld
Load consume	ld (and preserve dependency)
Load acquire	ld; cmp; bc; isync
Load seq-cst	sync; ld; cmp; bc; isync
Fence acquire	lwsync
Fence release	lwsync
Fence seq-cst	sync
CAS relaxed	Answer: No!
CAS seq-cst	<pre>sync; _loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; isync; _exit:</pre>

C/C++11 Operation	POWER Implementation
Store (non-atomic) Load (non-atomic)	st ld
Store relaxed Store release Store seq-cst	st lwsync; st sync; st
Load relaxed Load consume Load acquire Load seq-cst	t mapping correct?
Fence acquire Fence release Fence seq-cst	lwsync lwsync sync
CAS relaxed	Answer: Yes!
CAS seq-cst	<pre>sync; _loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; isync; _exit: </pre>

(From Paul McKenney and Raul Silvera)

3 / 10

C/C++11 Operation	POWER Implementation
Store (non-atomic) Load (non-atomic)	st ld
Store relaxed Store release Store seq-cst	st lwsync; st sync; st
Load relaxed	1d (and preserve dependency)
Is that the	only correct mapping?
Fence acquire Fence release Fence seq-cst	lwsync lwsync sync
CAS relaxed	Answer: No!
CAS seq-cst	<pre>sync; _loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; isync; _exit:</pre>

C/C++11 Operation	POWER Implementation	
Store (non-atomic)	st ld	
Channe melanarad		Alternative
Store release	st lwsync; st	
Store seq-cst	sync; st	<pre>sync; st; sync;</pre>
Load relaxed Load consume Load acquire Load seq-cst	ld ld (and preserve dependency) ld; cmp; bc; isync sync; ld; cmp; bc; isync	ld; sync
Fence acquire Fence release Fence seq-cst	lwsync lwsync sync	
CAS relaxed	<pre>_loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; _exit:</pre>	
CAS seq-cst	<pre>sync; _loop: lwarx; cmp; bc _exit stwcx.; bc _loop; isync; _exit:</pre>	t;

All compilers must agree for separate compilation

Peter Sewell (Cambridge)

Machine Synchronisation Operations

- x86: atomic synchronization operations, e.g. "atomic add", "CAS",...
- RISC-friendly alternative: Load-reserve/Store-conditional (aka LL/SC, larx/stcx and lwarx/stwcx, LDREX/STREX)

Machine Synchronisation Operations

- x86: atomic synchronization operations, e.g. "atomic add", "CAS",...
- RISC-friendly alternative: Load-reserve/Store-conditional (aka LL/SC, larx/stcx and lwarx/stwcx, LDREX/STREX)
- Can be used to implement CAS, atomic add, spinlocks, ...
- Universal (like CAS) [Herlihy'93] (but no ABA problem)

```
Atomic Addition
loop: lwarx r, d;
add r,v,r;
stwcx r, d;
bne loop;
```

 Informally, stwcx succeeds only if no other write to the same address since last lwarx, setting a flag iff it succeeds

What *is* no write since ...?

• In machine time?

Neither necessary, nor sufficient

What *is* no write since . . . ?

• In machine time?

- Neither necessary, nor sufficient
- Microarchitecturally (simplified): if cache-line ownership not lost since last lwarx

(but we don't want to model the microarchitecture...)

Modeling "not lost since"

- Abstractly: ownership chain modeled by building up coherence order
- Coherence: order relating stores to the same location (eventually linear)
- A stwcx succeeds only if it is (or at least, if it can become) coherence-next-to the write read from by lwarx
- ...and no other write can later come in between

Modeling "not lost since"

- Abstractly: ownership chain modeled by building up coherence order
- Coherence: order relating stores to the same location (eventually linear)
- A stwcx succeeds only if it is (or at least, if it can become) coherence-next-to the write read from by lwarx
- ...and no other write can later come in between
- Isolate key concept: write reaching coherence point
 - coherence is linear below this write, and no new edges will be added below

Coherence points and a successful stwcx

Atomic Addition	
loop:	<pre>lwarx r, x;</pre>
	add r,3,r;
	<pre>stwcx r, x;</pre>
	bne loop;



Suppose lwarx reads from the "a:W x:2"

Coherence points and a successful stwcx

Atomic Addition	
loop:	<pre>lwarx r, x;</pre>
	add r,3,r;
	<pre>stwcx r, x;</pre>
	bne loop;



Suppose lwarx reads from the "a:W x:2"

stwcx can succeed if this becomes possible:



Warning: stwcx can fail spuriously

Load-reserve/store-conditional and ordering

 Same-thread load-reserve/store-conditionals ordered by program order

If all memory accesses are l-r/s-c sequences Then: only SC behaviour

 But ... normal loads/stores (to different addresses) not ordered; the l-r/s-c do not act as a barrier
 Confusion here led to Linux bug
 ... bad barrier placement in atomic-add-return Theorem: For any sane, non-optimising compiler following the mapping:



Theorem: For any sane, non-optimising compiler following the mapping:



Correctness of the Mapping

Theorem: For any sane, non-optimising compiler following the mapping:



For details...

see Synchronising C/C++ and POWER, Sarkar et al., PLDI 2012

http://www.cl.cam.ac.uk/~pes20/cppppc-supplemental/

In the paper:

- A formal model of load-reserve/store-conditional (in Lem)
- An executable model with exploration tool (ppcmem)
- Simplifications to the C/C++11 lock model
- Models "tight" against each other: relaxing the Power model would make C/C++11 unimplementable