Digital Electronics Part I – Combinational and Sequential Logic

Dr. I. J. Wassell

Introduction

Aims


- To familiarise students with
 - Combinational logic circuits
 - Sequential logic circuits
 - How digital logic gates are built using transistors
 - Design and build of digital logic systems



- 11 Lectures
- Hardware Labs
 - 6 Workshops
 - 7 sessions, each one 2.5h, alternate weeks
 - Thu. 10.00 or 2.00 start, beginning week 3
 - In Intel Lab. (SW11), William Gates Building
 - In groups of 2


Objectives

- At the end of the course you should
 - Be able to design and construct simple digital electronic systems
 - Be able to understand and apply Boolean logic and algebra – a core competence in Computer Science
 - Be able to understand and build state machines



Other Points

- This course is a prerequisite for – ECAD (Part IB)
 - VLSI Design (Part II)
- Keep up with lab work and get it ticked.
- Have a go at supervision questions plus any others your supervisor sets.
- Remember to try questions from past papers




Semiconductors to Computers

- Increasing levels of abstraction:
 - Physics
 - Transistors
 - Gates
 - Logic
 - Microprogramming (Computer Design Course)
 - Assembler (Computer Design Course)
 - Programming Languages (Compilers Course)
 - Applications






- We will introduce Boolean algebra and logic gates
- Logic gates are the building blocks of digital circuits




Logic Variables


- In electronic circuits the two values can be represented by e.g.,
 - High voltage for a 1
 - Low voltage for a 0
- Note that since only 2 voltage levels are used, the circuits have greater immunity to electrical noise





Logic Gates


- Basic logic circuits with one or more inputs and one output are known as gates
- *Gates* are used as the building blocks in the design of more complex digital logic circuits






























Boolean Algebra - Examples


Show $a.(\overline{a}+b) = a.b$ $a.(\overline{a}+b) = a.\overline{a} + a.b = 0 + a.b = a.b$ Show $a+(\overline{a}.b) = a+b$ $a+(\overline{a}.b) = (a+\overline{a}).(a+b) = 1.(a+b) = a+b$





Boolean Algebra - Example

Simplify

 $\begin{aligned} x.y + \overline{y}.z + x.z + x.y.z \\ x.y.z + x.y.\overline{z} + x.\overline{y}.z + \overline{x}.\overline{y}.z + x.y.z + x.\overline{y}.z + x.y.z \\ x.y.z + x.y.\overline{z} + x.\overline{y}.z + \overline{x}.\overline{y}.z \\ x.y.(z + \overline{z}) + \overline{y}.z.(x + \overline{x}) \\ x.y.1 + \overline{y}.z.1 \\ x.y + \overline{y}.z \end{aligned}$










DeMorgan's Examples


• Simplify
$$(a.b.(c+\overline{b.d}) + \overline{a.b}).c.d$$


= $(a.b.(c+\overline{b}+\overline{d}) + \overline{a} + \overline{b}).c.d$ (De Morgan)
= $(a.b.c + a.b.\overline{b} + a.b.\overline{d} + \overline{a} + \overline{b}).c.d$ (distribute)
= $(a.b.c + a.b.\overline{d} + \overline{a} + \overline{b}).c.d$ ($a.b.\overline{b} = 0$)
= $a.b.c.d + a.b.\overline{d}.c.d + \overline{a}.c.d + \overline{b}.c.d$ (distribute)
= $a.b.c.d + \overline{a}.c.d + \overline{b}.c.d$ ($a.b.\overline{d}.c.d = 0$)
= $(a.b + \overline{a} + \overline{b}).c.d$ (distribute)
= $(a.b + \overline{a.b}).c.d$ (DeMorgan)
= $c.d$ ($a.b + \overline{a.b} = 1$)




















- A maxterm of *n* Boolean variables is the disjunction (ORing) of all the variables either in complemented or uncomplemented form.
 - Referring back to the truth table for *f*, we can write,

 $\bar{f} = x.\bar{y}.\bar{z} + x.\bar{y}.z + x.y.\bar{z}$

Applying De Morgan (and complementing) gives


 $f = (\overline{x} + y + z).(\overline{x} + y + \overline{z}).(\overline{x} + \overline{y} + z)$


So it can be seen that the maxterms of f are effectively the minterms of \bar{f} with each variable complemented





Logic Simplification


- As we have seen previously, Boolean algebra can be used to simplify logical expressions. This results in easier implementation Note: The DNF and CNF forms are not
- simplified.However, it is often easier to use a
- technique known as Karnaugh mapping
































Don't Care Conditions

- Sometimes we do not care about the output value of a combinational logic circuit, i.e., if certain input combinations can never occur, then these are known as *don't care conditions*.
- In any simplification they may be treated as 0 or 1, depending upon which gives the simplest result.
 - For example, in a K-map they are entered as Xs











Binary Adding Circuits


- We will now look at how binary addition may be implemented using combinational logic circuits. We will consider:
 - Half adder
 - Full adder
 - Ripple carry adder





















To Speed up Ripple Carry Adder


- Abandon compositional approach to the adder design, i.e., do not build the design up from full-adders, but instead design the adder as a block of 2-level combinational logic with 2n inputs (+1 for carry in) and n outputs (+1 for carry out).
- Features
 - Low delay (2 gate delays)
 - Need some gates with large numbers of inputs (which are not available)
 - Very complex to design and implement (imagine the truth table!


















Fast Carry Generation

- We could generate all the carrys within an adder block using the previous equations
- However, in order to reduce complexity, a suitable approach is to implement say 4-bit adder blocks with only c_4 generated using fast generation.
 - This is used as the carry-in to the next 4-bit adder block
 - Within each 4-bit adder block, conventional RCA is used



Combinational Logic Design


Further Considerations

Multilevel Logic

- We have seen previously how we can minimise Boolean expressions to yield so called '2-level' logic implementations, i.e., SOP (ANDed terms ORed together) or POS (ORed terms ANDed together)
- Note also we have also seen an example of 'multilevel' logic, i.e., full adders cascaded to form a ripple carry adder – see we have more than 2 gates in cascade in the carry chain



- Why use multilevel logic?
 - Commercially available logic gates usually only available with a restricted number of inputs, typically, 2 or 3.
 - System composition from sub-systems reduces design complexity, e.g., a ripple adder made from full adders
 - Allows Boolean optimisation across multiple outputs, e.g., common sub-expression elimination




Common Expression Elimination

Consider the following minimised SOP expression:


z = a.d.f + a.e.f + b.d.f + b.e.f + c.d.f + c.e.f + g

- Requires:
 - Six, 3 input AND gates, one 7-input OR gate – total 7 gates, 2-levels
 - 19 literals (the total number of times all variables appear)




Gate Propagation Delay


- So, multilevel logic can produce reductions in implementation complexity. What is the downside?
- We need to remember that the logic gates are implemented using electronic components (essentially transistors) which have a finite switching speed.
- Consequently, there will be a finite delay before the output of a gate responds to a change in its inputs *propagation delay*





Gate Propagation Delay


- As well as slowing down the operation of combinational logic circuits, gate delay can also give rise to so called '*Hazards*' at the output
- These *Hazards* manifest themselves as unwanted brief logic level changes (or *glitches*) at the output in response to changing inputs
- We will now describe how we can address these problems



























ROM Example			
address data $\begin{array}{c}z \\ y \\ x \end{array}$ $\begin{array}{c}A_1 \\ A_2 \end{array}$ $\begin{array}{c}B_1 \\ B_2 \end{array}$ $\begin{array}{c}D_0 \\ D_1 \\ D_1 \\ D_2 \end{array}$	Design amounts to putting minterms in the appropriate address location		
$0' - A_3 = D_3$	No logic simplification required		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Useful if multiple Boolean functions are to be implemented, e.g., in this case we can easily do up to 4, i.e., 1 for each output line Reasonably efficient if lots of minterms need to be generated		



- Can be quite inefficient, i.e., become large in size with only a few non-zero entries, if the number of minterms in the function to be implemented is quite small
- Devices which can overcome these problems are known as programmable array logic (PAL)
- In PALs, only the required minterms are generated using a separate AND plane. The outputs from this plane are ORed together in a separate OR plane to produce the final output



Other Memory Devices


- Non-volatile storage is offered by ROMs (and some other memory technologies, e.g., FLASH), i.e., the data remains intact, even when the power supply is removed
- Volatile storage is offered by Static Random Access Memory (SRAM) technology
 - Data can be written into and read out of the SRAM, but is lost once power is removed


Memory Application


- Memory devices are often used in computer systems
- The central processing unit (CPU) often makes use of busses (a bunch of wires in parallel) to access external memory devices
- The *address bus* is used to specify the memory location that is being read or written and the data bus conveys the data too and from that location
- So, more than one memory device will often be connected to the same data bus

Bus Contention

- In this case, if the output from the data pin of one memory was a 0 and the output from the corresponding data pin of another memory was a 1, the data on that line of the data bus would be invalid
- So, how do we arrange for the data from multiple memories to be connected to the some bus wires?








Sequential Logic


Flip-flops and Latches


Sequential Logic


- The logic circuits discussed previously are known as *combinational*, in that the output depends only on the condition of the latest inputs
- However, we will now introduce a type of logic where the output depends not only on the latest inputs, but also on the condition of earlier inputs. These circuits are known as *sequential*, and implicitly they contain *memory* elements





- A memory stores data usually one bit per element
- A snapshot of the memory is called the *state*
- A one bit memory is often called a *bistable*, i.e., it has 2 stable internal states
- *Flip-flops* and *latches* are particular implementations of bistables




















RS Latch – State Diagram		
0 0 1 0 0 1 0 7 0 1 1 0 1 0 0 7	0'comment0hold1reset1set0illegal1hold0reset1set0illegal	Q = 0 Q' = 0 From the table we can see: $\overline{S}.\overline{R} + \overline{S}.R + S.R =$ $\overline{S}.(\overline{R} + R) + S.R = \overline{S} + S.R =$ $(\overline{S} + S).(\overline{S} + R) = \overline{S} + R$ Q = 1 Q' = 1 From the table we can see: $\overline{S}.\overline{R} + S.\overline{R} = \overline{R}.(\overline{S} + S) =$ \overline{R}









Clocks and Synchronous Circuits

- The Clock: What is it and what is it for?
 - Typically it is a square wave signal at a particular frequency
 - It imposes order on the state changes
 - Allows lots of states to appear to update simultaneously
- How can we modify an asynchronous circuit to act synchronously, i.e., in synchronism with a clock signal?




- We now modify the RS Latch such that its output state is only permitted to change when a valid enable signal (which could be the system clock) is present
- This is achieved by introducing a couple of AND gates in cascade with the R and S inputs that are controlled by an additional input known as the *enable* (EN) input.







Master-Slave Flip-Flops

- The transparent D latch is so called '*level*' triggered. We can see it exhibits transparent behaviour if *EN*=1. It is often more simple to design sequential circuits if the outputs change only on the either rising (positive going) or falling (negative going) '*edges*' of the clock (i.e., enable) signal
- We can achieve this kind of operation by combining 2 transparent D latches in a so called *Master-Slave* configuration










Other Types of Flip-Flops

- Historically, other types of Flip-Flops have been important, e.g., J-K Flip-Flops and T-Flip-Flops
- However, J-K FFs are a lot more complex to build than D-types and so have fallen out of favour in modern designs, e.g., for field programmable gate arrays (FPGAs) and VLSI chips









Asynchronous Inputs

- It is common for the FF types we have mentioned to also have additional so called 'asynchronous' inputs
- They are called asynchronous since they take effect independently of any clock or enable inputs
- Reset/Clear force Q to 0
- Preset/Set force Q to 1
- Often used to force a synchronous circuit into a known state, say at start-up.




Applications of Flip-Flops


- Counters
 - A clocked sequential circuit that goes through a predetermined sequence of states
 - A commonly used counter is an *n*-bit binary counter. This has *n* FFs and 2ⁿ states which are passed through in the order 0, 1, 2,2ⁿ-1, 0, 1, .
 - Uses include:
 - Counting
 - Producing delays of a particular duration
 - Sequencers for control logic in a processor
 - Divide by *m* counter (a divider), as used in a digital watch




Counters

- In most books you will see 2 basic types of counters, namely *ripple* counters and *synchronous* counters
- In this course we are concerned with synchronous design principles. Ripple counters do not follow these principles and should generally be avoided if at all possible. We will now look at the problems with ripple counters









Synchronous Counters


- Owing to the problems identified with ripple counters, they should not usually be used to implement counter functions
- It is recommended that synchronous counter designs be used
- In a synchronous design
 - all the FF clock inputs are directly connected to the clock signal and so all FF outputs change at the same time, i.e., synchronously
 - more complex combinational logic is now needed to generate the appropriate FF input signals (which will be different depending upon the type of FF chosen)




Synchronous Counters

- To assist in the design of the counter we will make use of a modified *state transition table*. This table has additional columns that define the required FF inputs (or excitation as it is known)
 - Note we have used a state transition table previously when determining the state diagram for an RS latch
- We will also make use of the so called '*excitation table*' for a D-type FF
- First however, we will investigate the so called *characteristic table* and *characteristic equation* for a D-type FF






D = Q'




Modified State Transition Table


 In addition to columns representing the current and desired next states (as in a conventional state transition table), the modified table has additional columns representing the required FF inputs to achieve the next desired FF states





Synchronous Counter Example


- Also note that if we are using D-type FFs, it is not necessary to explicitly write out the FF input columns, since we know they are identical to those for the next state
- To complete the design we now have to determine appropriate combinational logic circuits which will generate the required FF inputs from the current states
- We can do this from inspection, using Boolean algebra or using K-maps.




















Synchronous State Machines

- We have seen how we can use FFs (D-types in particular) to design synchronous counters
- We will now investigate how these principles can be extended to the design of synchronous state machines (of which counters are a subset)
- We will begin with some definitions and then introduce two popular types of machines








Moore vs. Mealy Machines

- Outputs from Mealy Machines depend upon the timing of the inputs
- Outputs from Moore machines come directly from clocked FFs so:
 - They have guaranteed timing characteristics
 - They are glitch free
- Any Mealy machine can be converted to a Moore machine and vice versa, though their timing properties will be different



- We will design a Moore Machine to implement a traffic light controller
- In order to visualise the problem it is often helpful to draw the state transition diagram
- This is used to generate the state transition table
- The state transition table is used to generate
 - The next state combinational logic
 - The output combinational logic (if required)

Example – Traffic Light Controller





See we have 4 states So in theory we could use a minimum of 2 FFs


However, by using 3 FFs we will see that we do not need to use any output combinational logic

So, we will only use 4 of the 8 possible states


In general, state assignment is a difficult problem and the optimum choice is not always obvious
















FSM Problems


- Consider what could happen on power-up
- The state of the FFs could by chance be in one of the unused states
 - This could potentially cause the machine to become stuck in some unanticipated sequence of states which never goes back to a used state


FSM Problems


- What can be done?
 - Check to see if the FSM can eventually enter a known state from any of the unused states
 - If not, add additional logic to do this, i.e., include unused states in the state transition table along with a valid next state
 - Alternatively use asynchronous Clear and Preset FF inputs to set a known (used) state at power up












Example 2			
Current Next			
state state	We can plot k-maps for D_A and D_G		
R A G S R' A' G' S'	to give:		
10001001	$D_A = R.S + G.S$ or		
10011100	$D_A = R.S + \overline{R}.\overline{S} = \overline{R \oplus S}$		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D = D A + C S and		
	$D_G = R.A + G.S$ or		
	$D_G = G.S + A.\overline{S}$		
	By inspection we can also see:		
	$D_{S} = \overline{S}$		
	- 5 - 2		


State Assignment


 As we have mentioned previously, state assignment is not necessarily obvious or straightforward


- Depends what we are trying to optimise, e.g.,


- Complexity (which also depends on the implementation technology, e.g., FPGA, 74 series logic chips).
 - FF implementation may take less chip area than you may think given their gate level representation
 - Wiring complexity can be as big an issue as gate complexity
- Speed
- Algorithms do exist for selecting the 'optimising' state assignment, but are not suitable for manual execution


















Shift Register Assignment


- As the name implies, the FFs are connected together to form a shift register. In addition, the output from the final shift register in the chain is connected to the input of the first FF:
 - Consequently the data continuously cycles through the register


Current state	Next state <i>e' d' c' b' a'</i>	Because of the shift register configuration and also from the state table we can see that:
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{l} D_a = e \\ D_b = a \\ D_c = b \\ D_d = c \\ D_e = d \end{array} $
Unused states. Lots!		By inspection we can see that we can use any of the FF outputs as the wanted output


One Hot State Encoding


- This is a shift register design style where only one FF at a time holds a 1
- Consequently we have 1 FF per state, compared with log₂ m for sequential assignment
- However, can result in simple fast state machines
- Outputs are generated by ORing together appropriate FF outputs





























Tripos Example


 So in this example, the 1 hot is easier to design, but it results in more hardware compared with the sequential state assignment design

Implementation of FSMs

- We saw previously that programmable logic can be used to implement combinational logic circuits, i.e., using PAL devices
- PAL style devices have been modified to include D-type FFs to permit FSMs to be implemented using programmable logic
- One particular style is known as Generic Array Logic (GAL)

GAL Devices

- They are similar in concept to PALs, but have the option to make use of a D-type flipflops in the OR plane (one following each OR gate). In addition, the outputs from the Dtypes are also made available to the AND plane (in addition to the usual inputs)
 - Consequently it becomes possible to build programmable sequential logic circuits



FPGA

- Field Programmable Gate Array (FPGA) devices are the latest type of programmable logic
- Are a sea of programmable wiring and function blocks controlled by bits downloaded from memory
- Function units contain a 4-input 1 output lookup table with an optional D-FF on the output