
Multicore Programming

Parallel Hardware and Performance


8 Nov 2010 (Part 1)

Peter Sewell Jaroslav Ševčík Tim Harris




Merge sort


16MB input (32-bit integers)



~98% execution time

~2% execution time





Merge sort, dual core


16MB input (32-bit integers)

Recurse(left)


Recurse(right)

Merge to scratch array


Copy back to input array




T7300 dual-core laptop




Wall-clock execution time / ms




AMD Phenom 3-core







The power wall

- Moore's law: area of transistor is about 50% smaller each generation
 A given chip area accommodates twice as many transistors
- $P_{dyn} = \alpha f V^2$
 - Shrinking process technology (constant field scaling) allows reducing V to partially counteract increasing f
 - V cannot be reduced arbitrarily
 - Halving V more than halves max f (for a given transistor)
 - Physical limits
- $P_{\text{leak}} = V(I_{\text{sub}} + I_{\text{ox}})$
 - Reduce I_{sub} (sub-threshold leakage): turn off component, increase threshold volatage (reduces max f)
 - Reduce I_{ox} (gate-oxide leakage): increase oxide thickness (but it needs to decrease with process scale)





The memory wall






The memory wall






The ILP wall

- ILP = "Instruction level parallelism"
- Implicit parallelism between instructions in a single thread
- Identified by the hardware
 - Speculate past memory accesses
 - Speculate past control transfer
- Diminishing returns



Power wall + ILP wall + memory wall = brick wall

- Power wall means we can't just clock processors faster any longer
- Memory wall means that many workload's perf is dominated by memory access times
- ILP wall means we can't find extra work to keep functional units busy while waiting for memory accesses




Why parallelism?

Amdahl's law

Why asymmetric performance?


Parallel algorithms

Multi-processing hardware





Amdahl's law

 "Sorting takes 70% of the execution time of a sequential program. You replace the sorting algorithm with one that scales perfectly on multi-core hardware. On a machine with *n* cores, how many cores do you need to use to get a 4x speed-up on the overall algorithm?"




Amdahl's law, f=70%







Amdahl's law, f=70%




f = fraction of code speedup applies to c = number of cores used





Amdahl's law, f=70%







Amdahl's law, f=10%










Amdahl's law & multi-core

Suppose that the same h/w budget (space or power) can make us:



Perf of big & small cores


100


40


× 30


Microsoft[®]

Research













Amdahl's law, f=75%










Why parallelism?

Amdahl's law


Why asymmetric performance?


Parallel algorithms

Multi-processing hardware





Asymmetric chips








Amdahl's law, f=75%




















#Cores








Why parallelism?

Amdahl's law


Why asymmetric performance?


Parallel algorithms

Multi-processing hardware




Merge sort (2-core)






Merge sort (4-core)





Merge sort (8-core)




Microsoft Research

T_{∞} (span): critical path length

100


× 30


40





T₁ (work): time to run sequentially





T_{serial}: optimized sequential code






A good multi-core parallel algorithm


100

X 80 WD

- T_1/T_{serial} is low
 - What we lose on sequential performance we must make up through parallelism
 - Resource availability may limit the ability to do that
- T_{∞} grows slowly with the problem size – We tackle bigger problems by using more cores, not by running for longer



Quick-sort on "good" input






× 30 40 100

Microsoft[®]

Research

9






× 30 40 100

Microsoft[®]

Research

9






Scheduling from a DAG

100

9

× 30 40



Scheduling from a DAG

100


Microsoft[®]

Research

9

× 30

40






In CILK: $T_p \approx T_1/p + c T_\infty$

100

9

× 30 WD







In CILK: $T_p \approx T_1/p + c T_\infty$

100

9

× 30 WD





Why parallelism?

Amdahl's law

Why asymmetric performance?

Parallel algorithms


Multi-processing hardware



Multi-threaded h/w

100


× 30 40




- Multiple threads in a workload with:
 - Poor spatial locality
 - Frequent memory accesses




Multi-threaded h/w




 Multiple threads with synergistic resource needs








Research





Research


Multi-core h/w – common L2





Multi-core h/w – common L2


9





Research


9





Research


9



Microsoft[®]

Research


9



Microsoft[®]

Research


9



Microsoft[®]

Research


9



Microsoft[®]

Research


9



Microsoft[®]

Research


9





Research


9





Research


9





Research


9





Research


9





Research


9





Multi-core h/w – separate L2

9






× 30 40 100

Microsoft[®]

Research





Multi-threaded multi-core h/w

× 30 40 100


Microsoft[®]

Research





SMP multiprocessor





NUMA multiprocessor


C P

× 30 40 100

V

9

0





Three kinds of parallel hardware

100

- Multi-threaded cores
 - Increase utilization of a core or memory b/w

× 30 40

- Peak ops/cycle fixed
- Multiple cores
 - Increase ops/cycle
 - Don't necessarily scale caches and off-chip resources proportionately
- Multi-processor machines
 - Increase ops/cycle
 - Often scale cache & memory capacities and b/w proportionately

