






Introduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The construction of an NMOS inverter from an n-channel field effect transistor (FET) is described CMOS logic is then introduced





























































n-MOS Logic


- It is possible (and was done in the early days) to build other logic functions, e.g., NOR and NAND using n-MOS transistors
- However, n-MOS logic has fundamental problems:


- Speed of operation


- Power consumption




































Logic Families NMOS – compact, slow, cheap, obsolete CMOS – Older families slow (4000 series about 60ns), but new ones (74AC) much faster (3ns). 74HC series popular TTL – Uses bipolar transistors. Known as 74 series. Note that most 74 series devices are now available in CMOS. Older versions slow (LS about 16ns), newer ones faster (AS about 2ns) ECL – High speed, but high power consumption



Meaning of Voltage Levels

- As we have seen, the relationship between the input voltage to a gate and the output voltage depends upon the particular implementation technology
- Essentially, the signals between outputs and inputs are 'analogue' and so are susceptible to corruption by additive noise, e.g., due to cross talk from signals in adjacent wires
- What we need is a method for quantifying the tolerance of a particular logic to noise

