
Digital Electronics Part I – Combinational and Sequential Logic

Dr. I. J. Wassell



Aims


- · To familiarise students with
 - Combinational logic circuits
 - Sequential logic circuits
 - How digital logic gates are built using transistors
 - Design and build of digital logic systems



- 11 Lectures
- Hardware Labs
 - 6 Workshops
 - -7 sessions, each one 3h, alternate weeks
 - Thu. 10.00 or 2.00 start, beginning week 3
 - In Intel Lab. (SW11), William Gates Building
 - In groups of 2


Objectives

- At the end of the course you should
 - Be able to design and construct simple digital electronic systems
 - Be able to understand and apply Boolean logic and algebra – a core competence in Computer Science
 - Be able to understand and build state machines



Other Points

- This course is a prerequisite for
 - ECAD (Part IB)
 - VLSI Design (Part II)
- Keep up with lab work and get it ticked.
- Have a go at supervision questions plus any others your supervisor sets.
- Remember to try questions from past papers




Semiconductors to Computers

- Increasing levels of abstraction:
 - Physics
 - Transistors
 - Gates
 - Logic
 - Microprogramming (Computer Design Course)
 - Assembler (Computer Design Course)
 - Programming Languages (Compilers Course)
 - Applications

Combinational Logic




- We will introduce Boolean algebra and logic gates
- Logic gates are the building blocks of digital circuits







- In electronic circuits the two values can be represented by e.g.,
 - High voltage for a 1
 - Low voltage for a 0
- Note that since only 2 voltage levels are used, the circuits have greater immunity to electrical noise








- Basic logic circuits with one or more inputs and one output are known as gates
- Gates are used as the building blocks in the design of more complex digital logic circuits






























Boolean Algebra - Examples

Show $a.(\overline{a}+b) = a.b$ $a.(\overline{a}+b) = a.\overline{a} + a.b = 0 + a.b = a.b$


Show $a + (\overline{a}.b) = a + b$ $a + (\overline{a}.b) = (a + \overline{a}).(a + b) = 1.(a + b) = a + b$





Boolean Algebra - Example

Simplify

 $\begin{array}{l} x.y + \overline{y}.z + x.z + x.y.z \\ x.y.z + x.y.\overline{z} + x.\overline{y}.z + \overline{x}.\overline{y}.z + x.y.z + x.\overline{y}.z + x.y.z \\ x.y.z + x.y.\overline{z} + x.\overline{y}.z + \overline{x}.\overline{y}.z \\ x.y.(z + \overline{z}) + \overline{y}.z.(x + \overline{x}) \\ x.y.1 + \overline{y}.z.1 \\ x.y + \overline{y}.z \end{array}$










DeMorgan's Examples


• Simplify
$$(a.b.(c+\overline{b.d})+\overline{a.b}).c.d$$


= $(a.b.(c+\overline{b}+\overline{d})+\overline{a}+\overline{b}).c.d$ (De Morgan)
= $(a.b.c+a.b.\overline{b}+a.b.\overline{d}+\overline{a}+\overline{b}).c.d$ (distribute)
= $(a.b.c+a.b.\overline{d}+\overline{a}+\overline{b}).c.d$ ($a.b.\overline{b}=0$)
= $a.b.c.d+a.b.\overline{d}.c.d+\overline{a}.c.d+\overline{b}.c.d$ (distribute)
= $a.b.c.d+\overline{a}.c.d+\overline{b}.c.d$ ($a.b.\overline{d}.c.d=0$)
= $(a.b+\overline{a}+\overline{b}).c.d$ (distribute)
= $(a.b+\overline{a}.\overline{b}).c.d$ (DeMorgan)
= $c.d$ ($a.b+\overline{a.b}=1$)




















- A maxterm of *n* Boolean variables is the disjunction (ORing) of all the variables either in complemented or uncomplemented form.
 - Referring back to the truth table for *f*, we can write,

$$\overline{f} = x.\overline{y}.\overline{z} + x.\overline{y}.z + x.y.\overline{z}$$


Applying De Morgan (and complementing) gives


 $f = (\overline{x} + y + z).(\overline{x} + y + \overline{z}).(\overline{x} + \overline{y} + z)$ So it can be seen that the maxterms of f are effectively the minterms of \overline{f} with each variable complemented





Logic Simplification


- As we have seen previously, Boolean algebra can be used to simplify logical expressions. This results in easier implementation Note: The DNF and CNF forms are not
 - simplified.
- However, it is often easier to use a technique known as Karnaugh mapping
































Don't Care Conditions

- Sometimes we do not care about the output value of a combinational logic circuit, i.e., if certain input combinations can never occur, then these are known as *don't care conditions*.
- In any simplification they may be treated as 0 or 1, depending upon which gives the simplest result.
 - For example, in a K-map they are entered as Xs











Binary Numbers


- It is important to be able to represent numbers in digital logic circuits
 - for example, the output of a analogue to digital converter (ADC) is an *n*-bit number, where *n* is typically in the range from 8 to 16
- · Various representations are used, e.g.,
 - unsigned integers
 - 2's complement to represent negative numbers































- So far we have only been able to represent positive numbers. For example, we have seen an 8-bit byte can represent from 0 to 255, i.e., 2⁸ = 256 different combinations of bits in a byte
- If we want to represent negative numbers, we have to give up some of the range of positive numbers we had before
 - A popular approach to do this is called 2's complement















2's Complement Overflow


- For example, when working with 8-bit unsigned numbers, we can use the 'carry' from the 8th bit (MSB) to indicate that the number has got too big.
- With *signed* numbers we deliberately ignore any carry from the MSB, consequently we need a new rule to detect when a result is out of range.













Alphanumeric Character Codes


- EBCDIC a legacy IBM scheme, now little used
- Unicode a 16 bit scheme, includes Chinese characters etc.





- We will now look at how binary addition may be implemented using combinational logic circuits. We will consider:
 - Half adder
 - Full adder
 - Ripple carry adder























Multilevel Logic


- We have seen previously how we can minimise Boolean expressions to yield so called '2-level' logic implementations, i.e., SOP (ANDed terms ORed together) or POS (ORed terms ANDed together)
- Note also we have also seen an example of 'multilevel' logic, i.e., full adders cascaded to form a ripple carry adder – see we have more than 2 gates in cascade in the carry chain








• We can recursively factor out common literals z = a.d.f + a.e.f + b.d.f + b.e.f + c.d.f + c.e.f + g z = (a.d + a.e + b.d + b.e + c.d + c.e).f + g z = ((a + b + c).d + (a + b + c).e).f + g z = (a + b + c).(d + e).f + g• Now express z as a number of equations in 2-level form: x = a + b + c y = d + e z = x.y.f + g• 4 gates, 9 literals, 3-levels




Gate Propagation Delay

- The cumulative delay owing to a number of gates in cascade can increase the time before the output of a combinational logic circuit becomes valid
- For example, in the Ripple Carry Adder, the sum at its output will not be valid until any carry has 'rippled' through possibly every full adder in the chain – clearly the MSB will experience the greatest potential delay




Hazards


- Hazards are classified into two types, namely, static and dynamic
- Static Hazard The output undergoes a momentary transition when it is supposed to remain unchanged
- Dynamic Hazard The output changes more than once when it is supposed to change just once





Timing Diagrams


- Note that the timing diagram makes a number simplifying assumptions (to aid clarity) compared with a diagram which accurately shows the actual voltage against time
 - The signal only has 2 levels. In reality the signal may well look more 'wobbly' owing to electrical noise pick-up etc.
 - The transitions between logic levels takes place instantaneously, in reality this will take a finite time.















To Speed up Ripple Carry Adder


- Abandon compositional approach to the adder design, i.e., do not build the design up from full-adders, but instead design the adder as a block of 2-level combinational logic with 2n inputs (+1 for carry in) and n outputs (+1 for carry out).
- Features
 - Low delay (2 gate delays)
 - Need some gates with large numbers of inputs (which are not available)
 - Very complex to design and implement (imagine the truth table!



















Fast Carry Generation


- We could generate all the carrys within an adder block using the previous equations
- However, in order to reduce complexity, a suitable approach is to implement say 4-bit adder blocks with only c₄ generated using fast generation.
 - This is used as the carry-in to the next 4-bit adder block
 - Within each 4-bit adder block, conventional RCA is used





Other Ways to Implement Combinational Logic


- We have seen how combinational logic can be implemented using logic gates, e.g., AND, OR etc.
- However, it is also possible to generate combinational logic functions using memory devices, e.g., Read Only Memories (ROMs)













Memory Application

- Memory devices are often used in computer systems
- The central processing unit (CPU) often makes use of busses (a bunch of wires in parallel) to access external memory devices
- The *address bus* is used to specify the memory location that is being read or written and the data bus conveys the data too and from that location
- So, more than one memory device will often be connected to the same data bus

Bus Contention


- In this case, if the output from the data pin of one memory was a 0 and the output from the corresponding data pin of another memory was a 1, the data on that line of the data bus would be invalid
- So, how do we arrange for the data from multiple memories to be connected to the some bus wires?






Control Signals


- We have already seen that the memory devices have an additional control input (OE) that determines whether the output buffers are enabled.
- Other control inputs are also provided:
 - Write enable (WE). Determines whether data is written or read (clearly not needed on a ROM)
 - Chip select (CS) determines if the chip is activated
- Note that these signals can be active low, depending upon the particular device





Sequential Logic


- The logic circuits discussed previously are known as *combinational*, in that the output depends only on the condition of the latest inputs
- However, we will now introduce a type of logic where the output depends not only on the latest inputs, but also on the condition of earlier inputs. These circuits are known as *sequential*, and implicitly they contain *memory* elements



















RS Latch – State Diagram

- A state diagram in this case has 2 states, i.e., Q=0 and Q=1
- The state diagram shows the input conditions required to transition between states. In this case we see that there are 4 possible transitions
- · We will consider them in turn




RS Latch – State Diagram		
$\begin{array}{c c} Q & S & R & Q' \\ \hline 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 \\ 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{array}$	comment hold reset set illegal hold reset set illegal	Q = 1 $Q' = 0From the table we can see:\overline{S}.R + S.R =R.(\overline{S} + S) = RQ = 0$ $Q' = 1From the table we can see:S.\overline{R}$




Clocks and Synchronous Circuits


- For the RS latch we have just described, we can see that the output state changes occur directly in response to changes in the inputs. This is called *asynchronous* operation
- However, virtually all sequential circuits currently employ the notion of synchronous operation, that is, the output of a sequential circuit is constrained to change only at a time specified by a global *enabling* signal. This signal is generally known as the system *clock*





Transparent D Latch


- We now modify the RS Latch such that its output state is only permitted to change when a valid enable signal (which could be the system clock) is present
- This is achieved by introducing a couple of AND gates in cascade with the R and S inputs that are controlled by an additional input known as the *enable* (EN) input.


















- The Master-Slave configuration has now been superseded by new F-F circuits which are easier to implement and have better performance
- When designing synchronous circuits it is best to use truly edge triggered F-F devices
- We will not consider the design of such F-Fs on this course













Timing


- Various timings must be satisfied if a FF is to operate properly:
 - Setup time: Is the minimum duration that the data must be stable at the input before the clock edge
 - Hold time: Is the minimum duration that the data must remain stable on the FF input after the clock edge




Applications of Flip-Flops

- Memories, e.g.,
 - Shift register
 - Parallel loading shift register : can be used for parallel to serial conversion in serial data communication
 - Serial in, parallel out shift register: can be used for serial to parallel conversion in a serial data communication system.








Ripple Counters

- If you observe the frequency of the counter output signals you will note that each has half the frequency, i.e., double the repetition period of the previous one. This is why counters are often known as dividers
- Often we wish to have a count which is not a power of 2, e.g., for a BCD counter (0 to 9).To do this:
 - use FFs having a Reset/Clear input
 - Use an AND gate to detect the count of 10 and use its output to Reset the FFs





Synchronous Counters

- We will now investigate the design of synchronous counters
- We will consider the use of D-type FFs only, although the technique can be extended to cover other FF types.
- As an example, we will consider a 0 to 7 up-counter

Synchronous Counters

- To assist in the design of the counter we will make use of a modified *state transition table*. This table has additional columns that define the required FF inputs (or excitation as it is known)
 - Note we have used a state transition table previously when determining the state diagram for an RS latch
- We will also make use of the so called '*excitation table*' for a D-type FF
- First however, we will investigate the so called *characteristic table* and *characteristic equation* for a D-type FF







Characteristic and Excitation Tables


- Characteristic and excitation tables can be determined for other FF types.
- These should be used in the design process if D-type FFs are not used
- We will now determine the modified state transition table for the example 0 to 7 up-counter


Modified State Transition Table

 In addition to columns representing the current and desired next states (as in a conventional state transition table), the modified table has additional columns representing the required FF inputs to achieve the next desired FF states












Synchronous Counter

- A similar procedure can be used to design counters having an arbitrary count sequence
 - Write down the state transition table
 - Determine the FF excitation (easy for D-types)
 - Determine the combinational logic necessary to generate the required FF excitation from the current states – Note: remember to take into account any unused counts since these can be used as don't care states when determining the combinational logic circuits








Synchronous State Machines


Synchronous State Machines


- We have seen how we can use FFs (D-types in particular) to design synchronous counters
- We will now investigate how these principles can be extended to the design of synchronous state machines (of which counters are a subset)
- We will begin with some definitions and then introduce two popular types of machines

Definitions

- Finite State Machine (FSM) a deterministic machine (circuit) that produces outputs which depend on its internal state and external inputs
- **States** the set of internal memorised values, shown as circles on the state diagram
- Inputs External stimuli, labelled as arcs on the state diagram
- Outputs Results from the FSM










Moore Machine - Example


- We will design a Moore Machine to implement a traffic light controller
- In order to visualise the problem it is often helpful to draw the state transition diagram
- This is used to generate the state transition table
- The state transition table is used to generate
 - The next state combinational logic
 - The output combinational logic (if required)

























- What can be done?
 - Check to see if the FSM can eventually enter a known state from any of the unused states
 - If not, add additional logic to do this, i.e., include unused states in the state transition table along with a valid next state
 - Alternatively use asynchronous Clear and Preset FF inputs to set a known (used) state at power up







- We extend Example 1 so that the traffic signals spend extra time for the *R* and *G* lights
- Essentially, we need 2 additional states, i.e., 6 in total.
- In theory, the 3 FF machine gives us the potential for sufficient states
- However, to make the machine combinational logic easier, it is more convenient to add another FF (labelled *S*), making 4 in total








$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
--




State Assignment


- If we have *m* states, we need at least log₂*m* FFs (or more informally, bits) to encode the states, e.g., for 8 states we need a min of 3
 FFs
- We will now present an example giving various potential state assignments, some using more FFs than the minimum





Sequential State Assignment


- Here we simply assign the states in an increasing natural binary count
- As usual we need to write down the state transition table. In this case we need 5 states, i.e., a minimum of 3 FFs (or state bits). We will designate the 3 FF outputs as *c*, *b*, and *a*
- We can then determine the necessary next state logic and any output logic.





















































Implementation of FSMs

- We saw previously that programmable logic can be used to implement combinational logic circuits, i.e., using PAL devices
- PAL style devices have been modified to include D-type FFs to permit FSMs to be implemented using programmable logic
- One particular style is known as Generic Array Logic (GAL)

GAL Devices

- They are similar in concept to PALs, but have the option to make use of a D-type flipflops in the OR plane (one following each OR gate). In addition, the outputs from the Dtypes are also made available to the AND plane (in addition to the usual inputs)
 - Consequently it becomes possible to build programmable sequential logic circuits

